EEWORLDEEWORLDEEWORLD

Part Number

Search

T86D107K010EBAL

Description
CAP TANT 100UF 10V 10% 2917
CategoryPassive components   
File Size588KB,17 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

T86D107K010EBAL Overview

CAP TANT 100UF 10V 10% 2917

T86D107K010EBAL Parametric

Parameter NameAttribute value
capacitance100µF
Tolerance±10%
Voltage - Rated10V
typemolded
ESR (equivalent series resistance)300 milliohms
Operating temperature-55°C ~ 125°C
Service life at different temperatures-
Installation typesurface mount
Package/casing2917 (7343 metric)
size/dimensions0.287" long x 0.169" wide (7.30mm x 4.30mm)
Height - Installation (maximum)0.122"(3.10mm)
lead spacing-
Manufacturer size codeD
gradeCOTS
characteristicBuilt-in fuse safety protection function
failure rate-
End of Life April 2018 – Alternative Device: TMCTX
T86
www.vishay.com
Vishay Sprague
Solid Tantalum Surface Mount Chip Capacitors
T
ANTAMOUNT
™, Molded Case, Hi-Rel COTS, Built-In-Fuse
FEATURES
• Weibull grading and surge current test
options per MIL-PRF-55365
• Standard and low ESR options
• Terminations: 100 % matte tin standard
• Molded case available in three case sizes
• Compliant terminations
• Compatible with “high volume” automatic
pick and place equipment
• Moisture sensitivity level 1
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
PERFORMANCE / ELECTRICAL
CHARACTERISTICS
www.vishay.com/doc?40209
Operating Temperature:
-55 °C to +125 °C
(above 85 °C voltage derating is required)
Capacitance Range:
0.47 μF to 470 μF
Capacitance Tolerance:
± 10 %, ± 20 %
Voltage Rating:
4 V
DC
to 50 V
DC
APPLICATIONS
Industrial
Medical
Military / aerospace
Telecom
ORDERING INFORMATION
T86
TYPE
D
CASE
CODE
See
Ratings
and
Case
Codes
Table
107
CAPACITANCE
K
CAPACITANCE
TOLERANCE
K = ± 10 %
M = ± 20 %
J=±5%
(special order)
010
DC VOLTAGE
RATING AT +85 °C
This is expressed
in V. To complete
the three-digit
block, zeros
precede the
voltage rating.
A decimal point
is indicated
by an “R”
(6R3 = 6.3 V).
E
TERMINATION /
PACKAGING
See table
Termination
and Packaging
Codes
A
RELIABILITY
LEVEL
A = 1.0 %
B = 0.1 %
C = 0.01 %
S = hi-rel
standard
Z = non-ER
A
SURGE
CURRENT
A = 10 cycles
at +25 °C
B = 10 cycles at
-55 °C / +85 °C
S = 3 cycles
at +25 °C
S
ESR
This is
expressed in
picofarads.
The first two
digits are the
significant
figures. The
third is the
number of
zeros to follow.
S = std.
L = low
TERMINATION AND PACKAGING CODES
CODE
C
H
Z
V
TERMINATION
Matte tin
Matte tin
Matte tin
Matte tin
PACKAGING
7" (178 mm) reels
7" (178 mm) reels, ½ reel
7" (178 mm) reels, partial reel
7" (178 mm) reels, dry pack
Note
• Dry pack as specified in J-STD-033 for MSL3. Applicable for D and E cases only
Revision: 07-Nov-17
Document Number: 40145
1
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
It is said that students participate, but it mainly depends on the instructor
[i=s] This post was last edited by paulhyde on 2014-9-15 03:08 [/i] I feel that if you have a great instructor, you are halfway to success. It would be miserable for me to rely entirely on myself....
airqj Electronics Design Contest
Discussion: How to implement a small delay, such as 0.5ns, in FPGA?
1. If we use combinational logic, what synthesis and routing strategies can ensure the accuracy of the delay? 2. In addition, I just saw the description document, which said that the minimum phase shi...
eeleader FPGA/CPLD
FPGA Implementation of Digital Signal Processing
Classic Books...
zzggxx007 FPGA/CPLD
JR45 replaces serial port
I want to use JR45 to replace the serial port. It means two boards, the communication between the boards is made into a serial port, and the wiring is connected with a network cable, but not connected...
dule Embedded System
ADC and DAC Special Study 4 - Static Transfer Function of ADC and DAC
The most important thing to remember about both DACs and ADCs is that the input or output is a digital signal, so the signal is quantized. That is, an N-bit word represents one of 2N possible states, ...
七月七日晴 Analogue and Mixed Signal
Oscilloscope development, don’t know where to start?
I want to make an oscilloscope that can store about 500 waveforms, and use an LCD to display them. The time sampling unit is in microseconds. What chip should I use? No one in my company makes the boa...
nillht Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2706  1766  1576  1892  356  55  36  32  39  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号