EEWORLDEEWORLDEEWORLD

Part Number

Search

570FCA001607DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570FCA001607DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570FCA001607DGR - - View Buy Now

570FCA001607DGR Overview

ANY, I2C PROGRAMMABLE XO

570FCA001607DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Functionenable/disable
outputLVDS
Voltage - Power2.25 V ~ 2.75 V
frequency stability±7ppm
Frequency stability (overall)±20ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Warning appears when downloading program to Fujitsu development board
: This is my first time using Fujitsu's FSSDC-9B506-EK-E development board. I used MLINK to download a program, but there were warnings during the download. Wed Dec 26 10:08:58 2012: Warning: There we...
yanlu DIY/Open Source Hardware
Features of the TMS320C24x series power drive interrupt protection function
[font=Tahoma, Helvetica, SimSun, sans-serif][size=5]Features of the power driver interrupt protection function of the TMS320C24x series[/size][/font] [font=Tahoma, Helvetica, SimSun, sans-serif][size=...
fish001 Microcontroller MCU
Philips, Nokia, China Mobile and EZ-Card jointly deploy China's first NFC trial in Xiamen
Philips, Nokia, China Mobile and EZ-Card jointly deploy China's first NFC trial in Xiamen100 Chinese consumers experience the convenience of NFC mobile payment in Xiamen2006-06-28  Royal Philips Elect...
fighting Analog electronics
【Help】Frequency measurement!
Dear heroes, could you send me a frequency measurement routine? Thank you!...
blsky112 Microcontroller MCU
Heroes~~~
I'm using an FPGA recently, the chip is ACTEL's A3P060, I have some questions to ask? I've only used CPLD to do simple logic before, but I saw that there are PLL, SRAM, FLASHROM and other resources in...
yanjianguo Analog electronics
Discussion on high-speed data solution based on ARM+FPGA
The sampling rate of data acquisition is about 60M. S3C2410+Linux+Minigui is used for image display. The role of FPGA is mainly to realize the function of FIFO. The data collected by AD is connected t...
annirojess ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2771  4  349  2383  831  56  1  8  48  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号