EEWORLDEEWORLDEEWORLD

Part Number

Search

552BE000104DG

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BE000104DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552BE000104DG - - View Buy Now

552BE000104DG Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BE000104DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 1155.52MHz,156.25MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
Smoother than oil, make an electric ice pot with hard disk platters and breast pump
[i=s]This post was last edited by littleshrimp on 2020-6-6 16:16[/i]https://www.bilibili.com/video/BV1aV411r7P6...
littleshrimp Creative Market
[ST Motor Kit Evaluation] 1. Build the Evaluation Motor Kit Environment
[i=s]This post was last edited by whoislj on 2018-6-23 10:38[/i] [size=4]Thanks to ST and EEworld for giving me this opportunity to participate in the evaluation of the motor kit. This article mainly ...
whoislj stm32/stm8
I want to use VB to make a monitoring program
I want to use VB to make a monitoring program to monitor the voltage sent by the microcontroller, the steering angle of the servo, and the speed of the motor. It should be sent every 20ms. How should ...
loolen Embedded System
[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity
[Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...
EEWORLD社区 GD32 MCU
altera opencl sdk license
I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...
moningWYL FPGA/CPLD
Issues about clock constraints in synchronously designed FPGA programs
Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2142  573  1822  1824  793  44  12  37  16  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号