EEWORLDEEWORLDEEWORLD

Part Number

Search

552BM000455DG

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BM000455DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552BM000455DG - - View Buy Now

552BM000455DG Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BM000455DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 1148.3516MHz,148.5MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
EEWORLD University Hall----Live Replay: Keysight High-Speed Bus PCIe5.0 Technology Development and Test Sharing
Live replay: Keysight high-speed bus PCIe5.0 technology development and test sharing : https://training.eeworld.com.cn/course/6168...
hi5 Integrated technical exchanges
CMSIS_RTOS_Tutorial self-translated Chinese version
[backcolor=white][color=#000000]I. Introduction[/color][/backcolor] [backcolor=white][color=#000000]This document is an excerpt from "The Designers Guide to the Cortex-M Processor Family" by Trevor Ma...
灞波儿奔 Microcontroller MCU
Good tool, 51 intelligent decompiler
rare.....
zca123 51mcu
A forest fire broke out in Huangshan, Lijiang, Yunnan, with flames shooting up into the sky
Thick smoke billows from the mountain. Photo taken on the afternoon of the 28thThe fire is getting biggerThe county town was ablazeThe county town was ablazeThe county town was ablazeSome netizens sai...
莫妮卡 Talking
Problems with ISE usage
Why is there a question mark in front of the module called in my ise tb file? I didn't have this problem before. What is the reason and how to solve it? Please give me some adviceStartFragment...
x1022as FPGA/CPLD
[Qinheng Trial] Run the ID reading routine
Today I have some time, so I ran the chip reading routine. I looked at the CH559 routine, which is very detailed, and each has the original code and HEX file.Qinheng also provides a USB conversion too...
ddllxxrr DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 941  679  22  703  2494  19  14  1  15  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号