EEWORLDEEWORLDEEWORLD

Part Number

Search

570ABB000662DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570ABB000662DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570ABB000662DGR - - View Buy Now

570ABB000662DGR Overview

ANY, I2C PROGRAMMABLE XO

570ABB000662DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Available frequency range10MHz ~ 810MHz
Functionenable/disable
outputLVPECL
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Frequency stability (overall)±31.5ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Why is there a warning when writing code with EmbestIDE?
Why does the code written in EmbestIDE have a warning, but the same code on other computers has no warning? WARNING: end of file not at end of line; newline inserted, please help an expert...
losng Embedded System
[GD32F350 Development Sharing 6] Dual Serial Port Application of USART0 and USART1
[align=center][/align] As shown in the figure, GD32F350 has two serial ports, USART0 and USART1. You can refer to the manual for details on which pins are multiplexed into the serial ports. My GPIO mu...
Justice_Gao GD32 MCU
Verilog HDL---Operators, assignment statements, and block statements
1. Operators Logical operator// logical AND, || // logical OR, ! // logical NOT;and || are binary operators, and ! is a unary operator; The precedence of logical operatorsand || is lower than that of ...
捍卫真理 FPGA/CPLD
Three questions about compiling Android development kernel under Linux
I am working on compiling the Android kernel under Linux. My boss gave me a compressed package of Android source code. After decompression, there are three files, two .tar.gz files and a description f...
chenbingjy Linux and Android
If anyone has the AMPIRE128X64 LCD data sheet, please share it.
If anyone has the AMPIRE128X64 LCD data sheet, please share it....
atvolcano MCU
How is the STM32 interrupt implementation performed?
NVIC_SetVectorTable is a library function of STM32 that implements the remapping of interrupt vectors. How to access this thing? The starting address is 0x08000000, which is the default interrupt vect...
终极菜鸟 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 665  1835  2663  2798  70  14  37  54  57  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号