530FC000210DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530FC000210DG

530FC000210DG: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

530FC000210DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530FC000210DG	-	-	View	Buy Now

530FC000210DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530FC000210DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	210kHz
Function	enable/disable
output	LVDS
Voltage - Power	2.5V
frequency stability	±7ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	98mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Clapp oscillator

sequential timing circuit

Touch switch circuit using frequency-voltage converter

Low voltage power supply remote control switch circuit_1

T68 horizontal boring machine electrical schematic circuit (2)

Enlarged indication schematic diagram (with thermocouple) circuit

How did the oscilloscope DIY that I made some time ago go?: [i=s]This post was last edited by Lan Yuye on 2015-4-17 16:44[/i] How is the oscilloscope DIY going? Is there any latest progress?...; 蓝雨夜 DIY/Open Source Hardware

I finally received the book from Tanzi today, thank you...: Thanks to Sister Lin and eeworld for their encouragement. I will continue to work hard to learn the technology and make more contributions to the country, society and mankind: hug:...; lelee007 FPGA/CPLD

In the My Devices of the STANDARDSDK_500 Emulator interface, double-click the TestApp icon, but the TestApp program cannot be started. An error occurs.: I use eMbedded Visual C++ 4.0 SP4 to develop applications under WinCE 5.0. Development environment: Win32 (WCE emulator) STANDARDSDK_500 Emulator I encounter the following problem and would like to as...; spurray Embedded System

Ding~ It’s time to punch in on the first day of work after the holiday~Are you regretting that the holiday is not long enough or are you touched that you can finally start working again?: How did you spend this National Day holiday? It must have been colorful. Let me share my vacation with you guys, boohoo… I was running on the road on the first day, running on the road on the second d...; okhxyyo Talking

How does Arteli AT32 MCU use on-chip Flash to implement EEPROM function?: Many current embedded application scenarios require EEPROM as a non-volatile data storage device. For the sake of low cost for customers, some MCU models of the AT32 series do not have on-chip EEPROM,...; 火辣西米秀 Domestic Chip Exchange

When the STM8S is woken up by an interrupt after sleeping, does it reset directly or go into interrupt?: When the STM8S is awakened by an external IO port interrupt after being put to sleep, does it reset directly or enter the external interrupt program?If it enters the interrupt program, where does it r...; flybaby stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components