EEWORLDEEWORLDEEWORLD

Part Number

Search

531BC322M265DG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531BC322M265DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531BC322M265DG - - View Buy Now

531BC322M265DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531BC322M265DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency322.265MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
9G-CM0 Introduction to the development process of Nuvoton CM0+EWARM
9G-CM0 Introduction to the development process of Nuvoton CM0+EWARM 1. Prepare EWARM + Nuvoton CM0 software package 1. Download IAR Embedded Workbench for ARM version 5.50 software CD-EWARM-5501-1908_...
yuanxihua ARM Technology
How do you get the ID number in the MMS header?
There is a symbol (X-Mmd-Transtion-ID) in the header of MMS, which is assigned by the system. How do I get it? When do I get it? If anyone has the Chinese MMS protocol and WAP protocol (detailed), can...
treetree600 Embedded System
AD6 line width setting problem
Error: Pin Swapping Not Available - Project compilation out of date. I set the DGND line width: MIN=10mil, Preferred=50mil, Max=60mil. When I draw a line, the above error occurs. The line drawn is 10m...
uranus0903 Embedded System
We need FPGA, hardware design, embedded engineers, welcome to contact us
Job Title: FPGA Hardware Engineer Job requirements : (Familiar with FPGA or ASIC process) 1. Bachelor degree or above from a key university, more than two years of ASIC/FPGA working experience. 2. Pro...
ittiger Recruitment
There are many errors in the 430 microcontroller program and I can't find a way to correct them. Urgently asking.
Building configuration: adc12 - Debug Updating build tree... 12864.c Error[Pe020]: identifier "CS1" is undefined C:\Users\Administrator\Desktop\AD\创建文件夹\12864.c 92 Error[Pe020]: identifier "CS2" is un...
七七八八 Microcontroller MCU
What does the outer diameter of the color ring of MULTI-LAYER mean? The size of the drill hole is the inner diameter, so what does the outer diameter mean?
What does the outer diameter of the MULTI-LAYER color ring mean? The blue color ring is the drill hole, and the drill hole size is the inner diameter. The gray color ring is the outer diameter. What d...
一沙一世 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1145  1250  1616  122  1229  24  26  33  3  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号