531BC322M265DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 531BC322M265DG

531BC322M265DG: DescriptionSINGLE FREQUENCY XO, OE PIN 1; CategoryPassive components; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

531BC322M265DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531BC322M265DG	-	-	View	Buy Now

531BC322M265DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531BC322M265DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	322.265MHz
Function	enable/disable
output	LVDS
Voltage - Power	3.3V
frequency stability	±7ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	98mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Equal loudness circuit using tap potentiometer

Ucc283, Ucc383 application circuit diagram

Fully functional refrigerator protector

Differential current-voltage conversion circuit

Fish tank oxygenation timer circuit

820e computer motherboard circuit diagram_26

9G-CM0 Introduction to the development process of Nuvoton CM0+EWARM: 9G-CM0 Introduction to the development process of Nuvoton CM0+EWARM 1. Prepare EWARM + Nuvoton CM0 software package 1. Download IAR Embedded Workbench for ARM version 5.50 software CD-EWARM-5501-1908_...; yuanxihua ARM Technology

How do you get the ID number in the MMS header?: There is a symbol (X-Mmd-Transtion-ID) in the header of MMS, which is assigned by the system. How do I get it? When do I get it? If anyone has the Chinese MMS protocol and WAP protocol (detailed), can...; treetree600 Embedded System

AD6 line width setting problem: Error: Pin Swapping Not Available - Project compilation out of date. I set the DGND line width: MIN=10mil, Preferred=50mil, Max=60mil. When I draw a line, the above error occurs. The line drawn is 10m...; uranus0903 Embedded System

We need FPGA, hardware design, embedded engineers, welcome to contact us: Job Title: FPGA Hardware Engineer Job requirements : (Familiar with FPGA or ASIC process) 1. Bachelor degree or above from a key university, more than two years of ASIC/FPGA working experience. 2. Pro...; ittiger Recruitment

There are many errors in the 430 microcontroller program and I can't find a way to correct them. Urgently asking.: Building configuration: adc12 - Debug Updating build tree... 12864.c Error[Pe020]: identifier "CS1" is undefined C:\Users\Administrator\Desktop\AD\创建文件夹\12864.c 92 Error[Pe020]: identifier "CS2" is un...; 七七八八 Microcontroller MCU

What does the outer diameter of the color ring of MULTI-LAYER mean? The size of the drill hole is the inner diameter, so what does the outer diameter mean?: What does the outer diameter of the MULTI-LAYER color ring mean? The blue color ring is the drill hole, and the drill hole size is the inner diameter. The gray color ring is the outer diameter. What d...; 一沙一世 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components