EEWORLDEEWORLDEEWORLD

Part Number

Search

591MB311M040DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591MB311M040DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591MB311M040DGR - - View Buy Now

591MB311M040DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591MB311M040DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency311.04MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)125mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
How to transplant mqtt on stm32 in a few steps
Recently, the project needs to use mqtt on stm32. I searched on Baidu and found that there is still very little information on the Internet, although there are several relevant materials. After downlo...
wateras1 RF/Wirelessly
[TI's first low power design competition] + expansion board 2 + 430BOOST-Nokia1202lcd character display test
[b][size=4]Recently, a new project has started. I worked overtime for 7 days during the National Day holiday. I sent out the boards I had drawn before. In order to save money, I put together 6 boards....
IC爬虫 Microcontroller MCU
Please advise how to use @
I was reading the IIC section in Professor Xia Yuwen's book, which describes how the data on the SDA data line is stored in the register. The data is valid when SCL is at a high level (that is, SDA mu...
forlsy FPGA/CPLD
I have two simple questions about C64x+
1: I am using C6424, which is in little-endian mode. I saw that the CCS configuration platform can be set to big-endian mode, so I set it to big-endian mode, and everything can be compiled. Finally, w...
weidong DSP and ARM Processors
Buck average current control small signal model
Does anyone have a small signal model for buck dual-loop control? The outer loop voltage loop, the inner loop current loop, and the average current model?...
996618193 Power technology
I would like to ask the seniors for their understanding of this circuit (the problem description is very detailed)
[i=s]This post was last edited by superzkw on 2015-12-18 16:14[/i] First of all, this circuit has a physical PCB board. The board is relatively simple, but there is no schematic diagram, so I drew the...
superzkw Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2474  694  539  2520  609  50  14  11  51  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号