MPC9772AE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MPC9772AE

MPC9772AE: DescriptionIC PLL CLK GENERATOR 1:12 52LQFP; CategoryThe embedded processor and controller Microcontrollers and processors; File Size428KB，16 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

MPC9772AE Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC9772AE	-	-	View	Buy Now

MPC9772AE Overview

IC PLL CLK GENERATOR 1:12 52LQFP

MPC9772AE Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	QFP
package instruction	LQFP-52
Contacts	52
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-PQFP-G52
length	10 mm
Humidity sensitivity level	2
Number of terminals	52
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	230 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	250 MHz
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

Freescale Semiconductor, Inc.

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order number: MPC9772

Rev 3, 05/2004

3.3V 1:12 LVCMOS PLL Clock

Generator

The MPC9772 is a 3.3V compatible, 1:12 PLL based clock generator

targeted for high performance low-skew clock distribution in mid-range to

high-performance networking, computing and telecom applications. With

output frequencies up to 240 MHz and output skews less than 250 ps the

device meets the needs of the most demanding clock applications.

Features

•

1:12 PLL based low-voltage clock generator

3.3V power supply

Internal power-on reset

Generates clock signals up to 240 MHz

Maximum output skew of 250 ps

On-chip crystal oscillator clock reference

Two LVCMOS PLL reference clock inputs

External PLL feedback supports zero-delay capability

Various feedback and output dividers (see application section)

Supports up to three individual generated output clock frequencies

Synchronous output clock stop circuitry for each individual output for

power down support

Drives up to 24 clock lines

Ambient temperature range

–

40°C to +85°C

Pin and function compatible to the MPC972

MPC9772

3.3V 1:12 LVCMOS

PLL CLOCK GENERATOR

Freescale Semiconductor, Inc...

FA SUFFIX

52 LEAD LQFP PACKAGE

CASE 848D

Functional Description

The MPC9772 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the

MPC9772 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The

reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the

VCO frequency range. The MPC9772 features an extensive level of frequency programmability between the 12 outputs as well as

the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.

The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the feed-

back frequency is independent of the output frequencies. This allows for very flexible programming of the input reference versus out-

put frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addition the output

frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-binary factor. The

MPC9772 also supports the 180° phase shift of one of its output banks with respect to the other output banks. The QSYNC outputs

reflects the phase relationship between the QA and QC outputs and can be used for the generation of system baseline timing signals.

The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two alter-

native LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass con-

figuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers

bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do

not apply.

The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the

MPC9772. The MPC9772 has an internal power-on reset.

The MPC9772 is fully 3.3V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS

signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50

Ω

transmission lines. For series

terminated transmission lines, each of the MPC9772 outputs can drive one or two traces giving the devices an effective fanout of 1:24.

The device is pin and function compatible to the MPC972 and is packaged in a 52-lead LQFP package.

For More Information On This Product,

Go to: www.freescale.com

MPC9772AE Related Products

	MPC9772AE	MPC9772FAR2
Description	IC PLL CLK GENERATOR 1:12 52LQFP	IC CLOCK GEN 1:12 PLL LV 52-LQFP
Is it Rohs certified?	conform to	incompatible
Maker	NXP	NXP
Parts packaging code	QFP	QFP
package instruction	LQFP-52	LQFP-52
Contacts	52	52
Reach Compliance Code	compliant	not_compliant
ECCN code	EAR99	EAR99
JESD-30 code	S-PQFP-G52	S-PQFP-G52
length	10 mm	10 mm
Humidity sensitivity level	2	2
Number of terminals	52	52
Maximum operating temperature	85 °C	70 °C
Maximum output clock frequency	230 MHz	240 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	LQFP
Package shape	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	260	220
Master clock/crystal nominal frequency	250 MHz	25 MHz
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.7 mm	1.7 mm
Maximum supply voltage	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	30
width	10 mm	10 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER

Recommended Resources

Street light automatic controller circuit diagram using power switch TWH875

Two-dimensional stage light control circuit

thermostat controller circuit

Real-time time telephone fully automatic recording device circuit diagram

Pulse automatic charger circuit(2)

Computer motherboard circuit diagram 810 2_06

Recycling of metal gallium, single crystal silicon, germanium, and other precious metals 13932899946 Guo: Recycling of metal gallium, single crystal silicon, germanium, and other precious metals 13932899946 Guo...; z260416901 Analog electronics

Try throw catch in EVC: Today I wrote a small program using EVC: int WINAPI WinMain( HINSTANCE hInstance, HINSTANCE hPrevInstance, LPTSTR lpCmdLine, int nCmdShow) { // TODO: Place code here. try { throw(90); } catch(int nERR...; illino Embedded System

Please tell me in detail what the button does: As shown in the figure, ADC0809 displays digital quantity after acquisition....; 追梦， 51mcu

The most creative maze I have ever seen: Before leaving, I went to the square to have a look. The small maze made of snow walls seemed to be open for free. I had seen it from a high place before. It was the kind with big curls. You could wal...; zxpla Talking

Has anyone used the AD9837 chip from ADI?: I want to use this chip to make a DDS synthesizer. Now I just do a test output and found that there is no output. I don't know if my program is wrong or other problems. The reference frequency used is...; 深山老妖 ADI Reference Circuit

Some questions about DSP's EMIFA: I encountered the following problem when doing the EMIFA experiment of DSP. The external memory of DSP6748 is connected to CS2. The default address is 0x60000000, but I have a different address in the...; tmmdh FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components