KMC7448VS1700LC datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> KMC7448VS1700LC

KMC7448VS1700LC: DescriptionIC MPU MPC74XX 1.7GHZ 360FCCLGA; Categorysemiconductor The embedded processor and controller; File Size908KB，60 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric View All

KMC7448VS1700LC Overview

IC MPU MPC74XX 1.7GHZ 360FCCLGA

KMC7448VS1700LC Parametric

Parameter Name	Attribute value
core processor	PowerPC G4
Number of cores/bus width	1 코어, 32 bits
speed	1.7GHz
Coprocessor/DSP	Multimedia; SIMD
RAM controller	-
graphics acceleration	none
display and interface controller	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	1.5V，1.8V，2.5V
Operating temperature	0°C ~ 105°C（TA）
security features	-
Package/casing	360-CLGA，FCCLGA
Supplier device packaging	360-FCCLGA（25x25）
Additional interface	-

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC7448EC

Rev. 4, 3/2007

MPC7448

RISC Microprocessor

Hardware Specifications

This document is primarily concerned with the MPC7448,

which is targeted at networking and computing systems

applications. This document describes pertinent electrical and

physical characteristics of the MPC7448. For information

regarding specific MPC7448 part numbers covered by this

document and part numbers covered by other documents, refer

Section 11, “Part Numbering and Marking.”

For functional

characteristics of the processor, refer to the

MPC7450 RISC

Microprocessor Family Reference Manual.

To locate any published updates for this document, refer to the

website listed on the back cover of this document.

10.

11.

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

Comparison with the MPC7447A, MPC7447,

MPC7445, and MPC7441 . . . . . . . . . . . . . . . . . . . . . . 7

General Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Electrical and Thermal Characteristics . . . . . . . . . . . . 9

Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Pinout Listings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 29

System Design Information . . . . . . . . . . . . . . . . . . . 35

Document Revision History . . . . . . . . . . . . . . . . . . . 55

Part Numbering and Marking . . . . . . . . . . . . . . . . . . 57

Overview

The MPC7448 is the sixth implementation of fourth-

generation (G4) microprocessors from Freescale. The

MPC7448, built on Power Architecture™ technology,

implements the PowerPC™ instruction set architecture

version 1.0 and is targeted at networking and computing

systems applications. The MPC7448 consists of a processor

core and a 1-Mbyte L2.

Figure 1

shows a block diagram of the MPC7448. The core is

a high-performance superscalar design supporting a

double-precision floating-point unit and a SIMD multimedia

unit. The memory storage subsystem supports the MPX bus

protocol and a subset of the 60x bus protocol to main memory

and other system resources.

Features

This section summarizes features of the MPC7448 implementation.

Major features of the MPC7448 are as follows:

• High-performance, superscalar microprocessor

— Up to four instructions can be fetched from the instruction cache at a time.

— Up to three instructions plus a branch instruction can be dispatched to the issue queues at a

time.

— Up to 12 instructions can be in the instruction queue (IQ).

— Up to 16 instructions can be at some stage of execution simultaneously.

— Single-cycle execution for most instructions

— One instruction per clock cycle throughput for most instructions

— Seven-stage pipeline control

• Eleven independent execution units and three register files

— Branch processing unit (BPU) features static and dynamic branch prediction

– 128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache

of branch instructions that have been encountered in branch/loop code sequences. If a target

instruction is in the BTIC, it is fetched into the instruction queue a cycle sooner than it can

be made available from the instruction cache. Typically, a fetch that hits the BTIC provides

the first four instructions in the target stream.

– 2048-entry branch history table (BHT) with 2 bits per entry for four levels of

prediction—not taken, strongly not taken, taken, and strongly taken

– Up to three outstanding speculative branches

– Branch instructions that do not update the count register (CTR) or link register (LR) are

often removed from the instruction stream.

– Eight-entry link register stack to predict the target address of Branch Conditional to Link

— Four integer units (IUs) that share 32 GPRs for integer operands

– Three identical IUs (IU1a, IU1b, and IU1c) can execute all integer instructions except

multiply, divide, and move to/from special-purpose register instructions.

– IU2 executes miscellaneous instructions, including the CR logical operations, integer

multiplication and division instructions, and move to/from special-purpose register

instructions.

— Five-stage FPU and 32-entry FPR file

– Fully IEEE Std. 754™-1985–compliant FPU for both single- and double-precision

operations

– Supports non-IEEE mode for time-critical operations

– Hardware support for denormalized numbers

– Thirty-two 64-bit FPRs for single- or double-precision operands

MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4

Freescale Semiconductor

Features

•

— Four vector units and 32-entry vector register file (VRs)

– Vector permute unit (VPU)

– Vector integer unit 1 (VIU1) handles short-latency AltiVec™ integer instructions, such as

vector add instructions (for example,

vaddsbs, vaddshs,

and

vaddsws).

– Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as

vector multiply add instructions (for example,

vmhaddshs, vmhraddshs,

and

vmladduhm).

– Vector floating-point unit (VFPU)

— Three-stage load/store unit (LSU)

– Supports integer, floating-point, and vector instruction load/store traffic

– Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream

operations

– Three-cycle GPR and AltiVec load latency (byte, half word, word, vector) with one-cycle

throughput

– Four-cycle FPR load latency (single, double) with one-cycle throughput

– No additional delay for misaligned access within double-word boundary

– A dedicated adder calculates effective addresses (EAs).

– Supports store gathering

– Performs alignment, normalization, and precision conversion for floating-point data

– Executes cache control and TLB instructions

– Performs alignment, zero padding, and sign extension for integer data

– Supports hits under misses (multiple outstanding misses)

– Supports both big- and little-endian modes, including misaligned little-endian accesses

Three issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions,

respectively, in a cycle. Instruction dispatch requires the following:

— Instructions can only be dispatched from the three lowest IQ entries—IQ0, IQ1, and IQ2.

— A maximum of three instructions can be dispatched to the issue queues per clock cycle.

— Space must be available in the CQ for an instruction to dispatch (this includes instructions that

are assigned a space in the CQ but not in an issue queue).

Rename buffers

— 16 GPR rename buffers

— 16 FPR rename buffers

— 16 VR rename buffers

Dispatch unit

— Decode/dispatch stage fully decodes each instruction

Completion unit

— Retires an instruction from the 16-entry completion queue (CQ) when all instructions ahead of

it have been completed, the instruction has finished executing, and no exceptions are pending

— Guarantees sequential programming model (precise exception model)

MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4

Freescale Semiconductor

Features

•

— Monitors all dispatched instructions and retires them in order

— Tracks unresolved branches and flushes instructions after a mispredicted branch

— Retires as many as three instructions per clock cycle

Separate on-chip L1 instruction and data caches (Harvard architecture)

— 32-Kbyte, eight-way set-associative instruction and data caches

— Pseudo least-recently-used (PLRU) replacement algorithm

— 32-byte (eight-word) L1 cache block

— Physically indexed/physical tags

— Cache write-back or write-through operation programmable on a per-page or per-block basis

— Instruction cache can provide four instructions per clock cycle; data cache can provide four

words per clock cycle

— Caches can be disabled in software.

— Caches can be locked in software.

— MESI data cache coherency maintained in hardware

— Separate copy of data cache tags for efficient snooping

— Parity support on cache

— No snooping of instruction cache except for

icbi

instruction

— Data cache supports AltiVec LRU and transient instructions

— Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word

forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical

double-word forwarding.

Level 2 (L2) cache interface

— On-chip, 1-Mbyte, eight-way set-associative unified instruction and data cache

— Cache write-back or write-through operation programmable on a per-page or per-block basis

— Parity support on cache tags

— ECC or parity support on data

— Error injection allows testing of error recovery software

Separate memory management units (MMUs) for instructions and data

— 52-bit virtual address, 32- or 36-bit physical address

— Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments

— Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and

memory coherency enforced/memory coherency not enforced on a page or block basis

— Separate IBATs and DBATs (eight each) also defined as SPRs

— Separate instruction and data translation lookaside buffers (TLBs)

– Both TLBs are 128-entry, two-way set-associative and use an LRU replacement algorithm.

– TLBs are hardware- or software-reloadable (that is, a page table search is performed in

hardware or by system software on a TLB miss).

MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4

Freescale Semiconductor

Recommended Resources

Detailed explanation of audio preamplifier circuit

32.768kHz micropower clock oscillator circuit

Wireless remote control adding and subtracting resistance network circuit diagram

Circuit diagram of voltage adjustable output

Using 5G14 switching regulated power supply

Stepper motor control circuit

CES: Gates will add HD-DVD peripheral drive to Xbox 360: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:57 [/i] According to foreign media reports, Microsoft Chairman Bill Gates said in his keynote speech before the opening of CES (Consum...; aifang Mobile and portable

Marvell LED lighting driver chip: After launching the evaluation board of its digital flyback PFC control chip 88EM8081/2 and reference designs of LED driver circuits with various power specifications, LED driver chip supplier Marvell...; logic521 LED Zone

Electronic Components Symbols Table: ...; tiankai001 MCU

Looking for building video intercom doorbell program: Does anyone have the C language program for the Lilin building video intercom doorbell? Thank you...; abrs2021_guo Embedded System

Hello everyone, help, urgent, bootloader configuration problem in avr studio (gcc) environment, I use mega128: Hello everyone, I would like to ask, how should the bootloader be configured in the avr studio (gcc) environment? I use mega128 andhave searched a lot of information online these days (including posts...; qweqwe12345 Microchip MCU

I have a question about the connection between s3c 2410RP and HOLUX GR-87. Urgent. Experts please help!!!: I want to use the s3c 2410RP development board to develop something related to GPS. I have searched a lot of connection methods on the Internet, but now I can't figure out how to physically connect th...; pirate_ ARM Technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components