MSC7110VF1000 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MSC7110VF1000

MSC7110VF1000: DescriptionDSP 16BIT W/DDR CTRLR 400-MAPBGA; CategoryThe embedded processor and controller Microcontrollers and processors; File Size903KB，56 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MSC7110VF1000 Overview

DSP 16BIT W/DDR CTRLR 400-MAPBGA

MSC7110VF1000 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	NXP
Parts packaging code	BGA
package instruction	FBGA, BGA400,20X20,32
Contacts	400
Reach Compliance Code	not_compliant
Is Samacsys	N
bit size	32
Format	FIXED-POINT
JESD-30 code	S-PBGA-B400
JESD-609 code	e0
Humidity sensitivity level	3
Number of terminals	400
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	FBGA
Encapsulate equivalent code	BGA400,20X20,32
Package shape	SQUARE
Package form	GRID ARRAY
power supply	1.2,2.5,3.3 V
Certification status	Not Qualified
RAM (number of words)	65536
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead/Silver (Sn/Pb/Ag)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
uPs/uCs/peripheral integrated circuit type	DISPLAY CONTROLLER, FLUORESCENT
Base Number Matches	1

Preview

Download Datasheet

View All

Freescale Semiconductor

Data Sheet

Document Number: MSC7110

Rev. 11, 4/2008

MSC7110

Low-Cost 16-bit DSP with

DDR Controller

MAP-BGA–400

17 mm

• StarCore

SC1400 DSP extended core with one SC1400 DSP

core, 64 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte

instruction cache (ICache), four-entry write buffer, programmable

interrupt controller (PIC), and low-power Wait and Stop

processing modes.

• 8 Kbyte boot ROM.

• AHB-Lite crossbar switch that allows parallel data transfers

between four master ports and six slave ports, where each port

connects to an AHB-Lite bus; fixed or round robin priority

programmable at each slave port; programmable bus parking at

each slave port; low power mode.

• Internal PLL generates up to 266 MHz clock for the SC1400 core

and up to 133 MHz for the crossbar switch, DMA channels, and

other peripherals.

• Clock synthesis module provides predivision of PLL input clock;

independent clocking of the internal timers and DDR module;

programmable operation in the SC1400 low power Stop mode;

independent shutdown of different regions of the device.

• Enhanced 16-bit wide host interface (HDI16) provides a glueless

connection to industry-standard microcomputers,

microprocessors, and DSPs and can also operate with an 8-bit host

data bus, making if fully compatible with the DSP56300 HI08

from the external host side.

• DDR memory controller that supports byte enables for up to a

32-bit data bus; glueless interface to 133 MHz 14-bit page mode

DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte;

and 16-bit or 32-bit external data bus.

• Programmable memory interface with independent read buffers,

programmable predictive read feature for each buffer, and a write

buffer.

• System control unit performs software watchdog timer function;

includes programmable bus time-out monitors on AHB-Lite slave

buses; includes bus error detection and programmable time-out

monitors on AHB-Lite master buses; and has address

out-of-range detection on each crossbar switch buses.

• Event port collects and counts important signal events including

DMA and interrupt requests and trigger events such as interrupts,

breakpoints, DMA transfers, or wake-up events; units operate

independently, in sequence, or triggered externally; can be used

standalone or with the OCE10.

• Multi-channel DMA controller with 32 time-multiplexed

unidirectional channels, priority-based time-multiplexing

between channels using 32 internal priority levels, fixed- or

round-robin-priority operation, major-minor loop structure, and

DONE or DRACK protocol from requesting units.

• One TDM module with independent receive and transmit,

programmable sharing of frame sync and clock, programmable

word size (8 or 16-bit), hardware-base A-law/μ-law conversion,

up to 50 Mbps data rate, up to 128 channels, with glueless

interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.

• UART with full-duplex operation up to 5.0 Mbps.

• Up to 41 general-purpose input/output (GPIO) ports.

• I

C interface that allows booting from EEPROM devices up to 1

Mbyte.

• Two quad timer modules, each with sixteen configurable 16-bit

timers.

• fieldBIST™ unit detects and provides visibility into unlikely field

failures for systems with high availability to ensure structural

integrity, that the device operates at the rated speed, is free from

reliability defects, and reports diagnostics for partial or complete

device inoperability.

• Standard JTAG interface allows easy integration to system

firmware and internal on-chip emulation (OCE10) module.

• Optional booting external host via 8-bit or 16-bit access through

the HDI16, I

C, or SPI using in the boot ROM to access serial SPI

Flash/EEPROM devices; different clocking options during boot

with the PLL on or off using a variety of input frequency ranges.

MSC7110VF1000 Related Products

	MSC7110VF1000	MSC7110VM800	MSC7110VM1000	MSC711XADS	MSC711XEVM	MSC711XEVMT
Description	DSP 16BIT W/DDR CTRLR 400-MAPBGA	IC DSP PROCESSOR 16BIT 400MAPBGA	DSP 16BIT W/DDR CTRLR 400-MAPBGA	KIT APPLICATION DEV ADS FSL711X	KIT EVAL W/FULL LIC CW	EVAL BOARD FOR MSC711X

Recommended Resources

Delay circuit using 555 time base integrated circuit part 4a

Simple telephone function test power supply diagram

Dual Channel Voltage Regulator Circuit

Chrysanthemum FL40-12 floor fan circuit diagram

NJU7662 application circuit diagram c

Optical interrupter dual output circuit

What should the correct reading be for the HMC5883L? Why does it vary so much?: [backcolor=rgb(239, 245, 249)]First, with the magnetometer placed horizontally, the three-axis values in the four directions of southeast, northwest, and northeast were tested, and the output values a...; 北斗下寻觅 51mcu

Summary of encryption issues: I have been studying zigbee encryption recently and have encountered many problems. I have studied it for a long time. There are several situations that may confuse later comers. I have not found the ...; wateras1 RF/Wirelessly

How to join the LXI Consortium?: We are a developer of industrial data loggers. How can we join the LXI Alliance?...; fws Talking

Newbie please help: Unable to load linker for target 褼ebugInChipFlash?in project 褿lider.old.old.mcp? What should I do if this message is displayed during generation?...; 囍语。 ARM Technology

Ranking and introduction of the world's top 10 semiconductor manufacturers: The ranking of the world's top 10 semiconductor manufacturers: 1. Intel 2. Samsung 3. Texas Instruments 4. Toshiba 5. TSMC 6. STMicroelectronics 7. Renesas 8. Hynix 9. Sony 10. Qualcomm 1. Intel Corpo...; lifandz MCU

DC-DC Circuit PCB Design Requirements: DC-DC circuit PCB design requirements: When designing a printed circuit board, design engineers will carefully consider the copper wire routing and component placement. If these two points are not ful...; szglmjh Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components