EEWORLDEEWORLDEEWORLD

Part Number

Search

MSC7115VF1000

Description
DSP 16BIT W/DDR CTRLR 400-MAPBGA
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size905KB,56 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MSC7115VF1000 Overview

DSP 16BIT W/DDR CTRLR 400-MAPBGA

MSC7115VF1000 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNXP
Parts packaging codeBGA
package instruction17 X 17 MM, BGA-400
Contacts400
Reach Compliance Codenot_compliant
ECCN code3A001.A.3
Address bus width14
barrel shifterNO
bit size16
boundary scanYES
maximum clock frequency266 MHz
External data bus width32
FormatFIXED POINT
Internal bus architectureMULTIPLE
JESD-30 codeS-PBGA-B400
JESD-609 codee0
length17 mm
low power modeYES
Humidity sensitivity level3
Number of terminals400
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLFBGA
Encapsulate equivalent codeBGA400,20X20,32
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE, FINE PITCH
power supply1.2,2.5,3.3 V
Certification statusNot Qualified
RAM (number of words)196608
Maximum seat height1.6 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Terminal surfaceTin/Lead/Silver (Sn/Pb/Ag)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
width17 mm
uPs/uCs/peripheral integrated circuit typeDIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches1
Freescale Semiconductor
Data Sheet
Document Number: MSC7115
Rev. 11, 4/2008
MSC7115
Low-Cost 16-bit DSP with
DDR Controller
MAP-BGA–400
17 mm
×
17 mm
• StarCore
®
SC1400 DSP extended core with one SC1400 DSP
core, 192 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte
instruction cache (ICache), four-entry write buffer, programmable
interrupt controller (PIC), and low-power Wait and Stop
processing modes.
• 192 Kbyte M2 memory for critical data and temporary data
buffering.
• 8 Kbyte boot ROM.
• AHB-Lite crossbar switch that allows parallel data transfers
between four master ports and six slave ports, where each port
connects to an AHB-Lite bus; fixed or round robin priority
programmable at each slave port; programmable bus parking at
each slave port; low power mode.
• Internal PLL generates up to 266 MHz clock for the SC1400 core
and up to 133 MHz for the crossbar switch, DMA channels, M2
memory, and other peripherals.
• Clock synthesis module provides predivision of PLL input clock;
independent clocking of the internal timers and DDR module;
programmable operation in the SC1400 low power Stop mode;
independent shutdown of different regions of the device.
• Enhanced 16-bit wide host interface (HDI16) provides a glueless
connection to industry-standard microcomputers,
microprocessors, and DSPs and can also operate with an 8-bit host
data bus, making if fully compatible with the DSP56300 HI08
from the external host side.
• DDR memory controller that supports byte enables for up to a
32-bit data bus; glueless interface to 133 MHz 14-bit page mode
DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte;
and 16-bit or 32-bit external data bus.
• Programmable memory interface with independent read buffers,
programmable predictive read feature for each buffer, and a write
buffer.
• System control unit performs software watchdog timer function;
includes programmable bus time-out monitors on AHB-Lite slave
buses; includes bus error detection and programmable time-out
monitors on AHB-Lite master buses; and has address
out-of-range detection on each crossbar switch buses.
• Event port collects and counts important signal events including
DMA and interrupt requests and trigger events such as interrupts,
breakpoints, DMA transfers, or wake-up events; units operate
independently, in sequence, or triggered externally; can be used
standalone or with the OCE10.
• Multi-channel DMA controller with 32 time-multiplexed
unidirectional channels, priority-based time-multiplexing
between channels using 32 internal priority levels, fixed- or
round-robin-priority operation, major-minor loop structure, and
DONE or DRACK protocol from requesting units.
• Two independent TDM modules with independent receive and
transmit, programmable sharing of frame sync and clock,
programmable word size (8 or 16-bit), hardware-base
A-law/μ-law conversion, up to 50 Mbps data rate per TDM, up to
128 channels, with glueless interface to E1/T1 frames and MVIP,
SCAS, and H.110 buses.
• UART with full-duplex operation up to 5.0 Mbps.
• Up to 41 general-purpose input/output (GPIO) ports.
• I
2
C interface that allows booting from EEPROM devices up to 1
Mbyte.
• Two quad timer modules, each with sixteen configurable 16-bit
timers.
• fieldBIST™ unit detects and provides visibility into unlikely field
failures for systems with high availability to ensure structural
integrity, that the device operates at the rated speed, is free from
reliability defects, and reports diagnostics for partial or complete
device inoperability.
• Standard JTAG interface allows easy integration to system
firmware and internal on-chip emulation (OCE10) module.
• Optional booting external host via 8-bit or 16-bit access through
the HDI16, I
2
C, or SPI using in the boot ROM to access serial SPI
Flash/EEPROM devices; different clocking options during boot
with the PLL on or off using a variety of input frequency ranges.
© Freescale Semiconductor, Inc., 2004, 2008. All rights reserved.

MSC7115VF1000 Related Products

MSC7115VF1000 MSC7115VM800 MSC7115VM1000
Description DSP 16BIT W/DDR CTRLR 400-MAPBGA IC DSP PROCESSOR 16BIT 400MAPBGA DSP 16BIT W/DDR CTRLR 400-MAPBGA
Is it Rohs certified? incompatible conform to conform to
Maker NXP NXP NXP
Parts packaging code BGA BGA BGA
package instruction 17 X 17 MM, BGA-400 17 X 17 MM, LEAD FREE, BGA-400 17 X 17 MM, LEAD FREE, BGA-400
Contacts 400 400 400
Reach Compliance Code not_compliant unknown unknown
ECCN code 3A001.A.3 3A001.A.3 3A001.A.3
Address bus width 14 14 14
barrel shifter NO NO NO
bit size 16 16 16
boundary scan YES YES YES
maximum clock frequency 266 MHz 200 MHz 266 MHz
External data bus width 32 32 32
Format FIXED POINT FIXED POINT FIXED POINT
Internal bus architecture MULTIPLE MULTIPLE MULTIPLE
JESD-30 code S-PBGA-B400 S-PBGA-B400 S-PBGA-B400
length 17 mm 17 mm 17 mm
low power mode YES YES YES
Humidity sensitivity level 3 3 3
Number of terminals 400 400 400
Minimum operating temperature -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFBGA LFBGA LFBGA
Encapsulate equivalent code BGA400,20X20,32 BGA400,20X20,32 BGA400,20X20,32
Package shape SQUARE SQUARE SQUARE
Package form GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH
power supply 1.2,2.5,3.3 V 1.2,2.5,3.3 V 1.2,2.5,3.3 V
Certification status Not Qualified Not Qualified Not Qualified
RAM (number of words) 196608 196608 196608
Maximum seat height 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage 1.26 V 1.26 V 1.26 V
Minimum supply voltage 1.14 V 1.14 V 1.14 V
Nominal supply voltage 1.2 V 1.2 V 1.2 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Terminal surface Tin/Lead/Silver (Sn/Pb/Ag) Tin/Silver/Copper - with Nickel barrier Tin/Silver/Copper - with Nickel barrier
Terminal form BALL BALL BALL
Terminal pitch 0.8 mm 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM BOTTOM
width 17 mm 17 mm 17 mm
uPs/uCs/peripheral integrated circuit type DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches 1 1 1
Which product line does the stm32f103vb belong to?
s: for STM32 High densitydevices- startup_stm32f10x_xl.s: for STM32 XL density devices - startup_stm32f10x_cl.s : for STM32Connectivity line devicesWhich one should I choose for stm32f103vb? Is there ...
Andy22 stm32/stm8
OK335XD schematic diagram
[url=http://yun.baidu.com/s/1gd84TxD#dir/path=%2F%E6%AD%A3%E5%BC%8F%E5%8F%91%E5%B8%83%E8%B5%84%E6%96%99%E5%85%89%E7%9B%98%E6%96%87%E4%BB%B6%2FOK335xD%2FOK335xD %E7%94%A8%E6%88%B7%E5%85%89%E7%9B%98-201...
forlinx2013 Download Centre
Study on the Amine Bond Technology of Carbon Membrane
Study on the Amine Bond Technology of Carbon Membrane...
lorant RF/Wirelessly
How is everyone celebrating today?
When I was reading the registration post, I saw yang_xian521's words, and I was moved...In this case, everyone, tell me how you are today? Or do you think there is something interesting to do in the f...
soso Talking
Can SerialPort be used on WINCE platform?
The SerialPort class in .NET Compact Framework 2.0 has an error when reading the serial port under WINCE. Error message: Port COM1 does not exist. Questions: 1. Can SerialPort not be used on the WINCE...
weipeng2000 Embedded System
Hello everyone, I am a newbie, and I have an Arduino question. How to use dual L298n to drive four DC motors with pwm speed control
Dear experts, I am a novice in Arduino. Now I have a project to control four DC motors with one Arduino board and adjust their speeds separately. My current idea is to connect a dual l298n board with ...
eveforend DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1808  1795  2186  2697  1392  37  45  55  29  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号