531EB106M250DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 531EB106M250DG

531EB106M250DG: DescriptionSINGLE FREQUENCY XO, OE PIN 1; CategoryPassive components; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

531EB106M250DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531EB106M250DG	-	-	View	Buy Now

531EB106M250DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531EB106M250DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	106.25MHz
Function	enable/disable
output	LVPECL
Voltage - Power	2.5V
frequency stability	±20ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	121mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

DC-DC conversion switching power supply circuit

Buzzer replacement circuit for low light lamp

Electric moped charger

Single pulse generator circuit

Analysis of Motorola 168VA mobile phone car charger

Cable test circuit

e-Network Limited Time Benefits｜"e-Select"-------Show Order: [attach ]656568[/attach] Previously there was a Raspberry Pi: But... there is no HDMI cable with a small head... This time, I got the wires, the box, and even the antenna. Maybe I can have some fun wi...; guojun0718 Integrated technical exchanges

[RTT & Renesas ultra-low power MCU RA2L1 development board] Evaluation of SPI module introduction, driver analysis and testing: SPI module introduction Refer to 28. Serial Peripheral Interface (SPI) in Renesas RA2L1 Group User's Manual: Hardwarefeature2 channels Supports full-duplex and send-only modes, 3-wire and 4-wire syste...; qinyunti Renesas Electronics MCUs

[RTT & Renesas ultra-low power MCU RA2L1 development board] Evaluation of the development environment based on MDK+RT-Thread: [i=s]This post was last edited by qinyunti on 2022-11-12 10:27[/i]Prepare The prerequisite is that MDK and JLINK have been installed. MDK version V5.37 JLINK version V7.82 (V7.5 or above)Development b...; qinyunti Renesas Electronics MCUs

【Xingkong Board Python Programming Learning Main Control Board】Review 2: Hardware System Familiarity: A week's work is finally over. I work overtime until late every day and don't have much time to learn the Xingkong board. I quickly take advantage of the weekend to play with it. As the saying goes, i...; 天意无罪 Embedded System

[Xingkong Board Python Programming Learning Main Control Board] Evaluation 3. Introduction to the connection method of the development board: In the previous review, we had a preliminary understanding of the hardware system of the Xingkong board. This article introduces several connection methods of the Xingkong board.The Xingkong board sup...; 天意无罪 Embedded System

MOS tube selection problem: I want to use a SOT23 MOS tube to drive a 24V/180MA solenoid valve. The maximum power dissipation here is 2.5W, but 24*0.18=4.32W. Is it not enough?...; sky999 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components