EEWORLDEEWORLDEEWORLD

Part Number

Search

HSEC8-113-01-L-DV-GR-TR

Description
CONN EDGE DUAL FMALE 26POS 0.031
CategoryThe connector   
File Size1011KB,8 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

HSEC8-113-01-L-DV-GR-TR Overview

CONN EDGE DUAL FMALE 26POS 0.031

HSEC8-113-01-L-DV-GR-TR Parametric

Parameter NameAttribute value
card typeUnspecified - Bilateral
genderfemale head
Number of positions/plates/rows13
Number of pins26
Card thickness0.063"(1.60mm)
Number of rows2
spacing0.031"(0.80mm)
readingpair
characteristiccard guide rail
Installation typesurface mount
Terminationwelding
Contact materialcopper beryllium
Contact platinggold
Contact plating thickness10.0µin(0.25µm)
Contact typecantilever
colorblack
Flange characteristics-
Operating temperature-55°C ~ 125°C
Material - InsulationLiquid Crystal Polymer (LCP)
REVISION BS
DO NOT
SCALE FROM
THIS PRINT
DESIGNED & DIMENSIONED
IN MILLIMETERS
(INCHES FOR REFERENCE ONLY)
(No OF POS x 0.800 [.0315]) + 4.600 [.1811] 1.126
(No OF POS x 0.800 [.0315]) + 1.400[.0551] REF
C
HSEC8-1XXX-XX-XX-DV-X-XX
No OF POSITIONS (PER ROW)
-10, -20, -30 (SEE FIG 1)
■-09, -13, -25, -37, -49, -40, -50, -60, -70,
-80, -90, -100 (SEE FIG 2, SHT 2)
CARD THICKNESS
(SEE TABLE 9, SHT 3)
-01: 1.57 [.062] CARD
-03: 2.36 [.093] CARD
(10-100 POS, MULTIPLES OF 10 ONLY)
(-K & -TR ONLY FOR OPTION 2)
(USE RHSEC8-XXX-03-DV-XX)
(SEE NOTE 7 & 10)
OPTION 2
**-PE: PASS THROUGH (SHT 7, FIG 7)
(10, 13, & 20 POS ONLY)
(-A OPTION ONLY)
(NOT AVAILABLE WITH ANY OTHER OPTION
2, EXCEPT -K AND/OR -TR)
**-BL: BOARD LOCK (SHT 5, FIG 5) (SEE NOTE 11)
(-A OPTION ONLY)
**-GR: GUIDE RAILS (SHT 6, FIG 6)
(10-60 POS, MULTIPLES OF 10 ONLY)
(SEE NOTE 11)(-TR PACKAGING ONLY)
-WT: WELD TAB (SHT 7, FIG 8)
(-A OPTION ONLY)
**-L: LATCHING (SHT 4, FIG 4)
(13, 25, 37, & 49 POS ONLY) (SEE NOTE 11)
(-A OPTION ONLY)
**-L2: ECDP LATCHING (SHT 8, FIG 9)
(09, 13, 25, & 49 POS ONLY) (SEE NOTE 11)
(-A OPTION ONLY)
-K: POLYIMIDE FILM PAD (SEE SHT 2, FIG 3)
-TR: TAPE & REEL
(09 THRU 70 POS ONLY)
(LEAVE BLANK FOR TRAY)
OPTION 1
(LEAVE BLANK FOR NO ALIGNMENT PIN,
USE XHSEC8-XXX-01-DV-LC, NOT
AVAILABLE FOR CARD THICKNESS -02 & -03
SEE FIG 10, SHT 3)
-A: ALIGNMENT PIN
(USE XHSEC8X-XXX-XX-DV-A)
(No OF POS -1 ) x 0.800 [.0315]±0.100
2.70 .106
REF
02
C
0.800±0.100 .0315±.0039
(TOL NON ACCUM)
C
L
60
"A"
PLATING SPECIFICATION
-SM: 30µ" SELECTIVE GOLD IN CONTACT
AREA, MATTE TIN ON TAIL
"T"' REF
-H: 30µ" HEAVY GOLD IN CONTACT
AREA, 3µ" GOLD TAIL)
-S: 30µ" SELECTIVE GOLD IN CONTACT
AREA, MATTE TIN ON TAIL
-L: 10µ" LIGHT SELECTIVE GOLD IN
CONTACT AREA, MATTE TIN ON TAIL
ROW SPECIFICATION
-DV: DOUBLE VERTICAL
P" REF
"Q" REF
01
POSITION #1
INDICATOR
C
L
XHSEC8X-XXX-XX-DV-XX
"A"
59
7.80 .307
REF
1.32 .052 REF
(2 PLCS)
C
** = AVAILABLE ONLY WITH -01 CARD THICKNESS
■ = AVAILABLE ONLY WITH END OPTIONS -BL, -WT, & -L2
(SOME FEATURES NOT
SHOWN FOR CLARITY)
SEE NOTE 12
"V"
-0.26[.010]
"W" REF
+0.09[.004]
3.60 .142
REF
1.50 .059
REF
1.12 .044 REF (TYP)
(No OF POS x 0.800[.0315]) + 2.200[.0866] REF
C-188-XX-XX
2.92 .115
REF
C
L
SEE TABLE 1
C
C
C
3.03 .119
REF
7.98±0.15 .314±.006 (TYP)
0.800±0.100 .0315±.0039
(TOL NON ACCUM)
C
L
"Y" 0.20[.008]
C
((No OF POS -1 ) x 0.800 [.0315])±0.08
NOTES:
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. BURR ALLOWANCE: 0.04[.0015] MAX.
(SEE NOTE 12)
3. MINIMUM PUSHOUT FORCE: 2.2 NEWTONS.
4. ALL TAIL TO TAIL DIMENSIONS MEASURED TIP TO TIP.
5. ASSEMBLIES TO BE PACKAGED IN TRAYS, UNLESS -TR IS SPECIFIED.
6. NOTE DELETED.
7.
MATING EDGE CARD THICKNESS TOLERANCE TO BE ±0.15 [.006] OF NOMINAL.
8. NOTE DELETED.
9. NOTE DELETED.
10.
MATING CARD MUST HAVE LEAD-IN. SEE SAMTEC FOOTPRINT FOR SPECIFICATIONS.
11. L, L2, & BL IS NOT APPLICABLE FOR GUIDE RAIL TYPE USE. GR NOT APPLICABLE FOR L,
L2, OR BL TYPE USE.
12. CORNER VOIDS AT VENDOR DISCRETION, AND MAY OR MAY NOT BE PRESENT.
13. MEASURE DIMENSION WITH LATCH IN LOCKED, PERPENDICULAR POSITION.
14. VOID WIDTH, LOCATION, AND FREQUENCY TO BE AT VENDORS DISCRETION.
FIG 1
FOR POSITIONS -10, -20 & -30
HSEC8-130-01-XX-DV-A SHOWN
(SOME FEATURES NOT SHOWN FOR CLARITY)
=(SEE TABLE 9, SHT 3)
SECTION "A"-"A"
F:\DWG\MISC\MKTG\HSEC8-1XXX-XX-XX-DV-X-XX-MKT.SLDDRW
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN MILLIMETERS.
*
PROPRIETARY NOTE
*
THIS DOCUMENT CONTAINS CONFIDENTIAL AND
PROPRIETARY INFORMATION AND ALL DESIGN,
MANUFACTURING, REPRODUCTION, USE, PATENT RIGHTS
AND SALES RIGHTS ARE EXPRESSLY RESERVED BY SAMTEC,
INC. THIS DOCUMENT SHALL NOT BE DISCLOSED, IN WHOLE
OR PART, TO ANY UNAUTHORIZED PERSON OR ENTITY NOR
REPRODUCED, TRANSFERRED OR INCORPORATED IN ANY
OTHER PROJECT IN ANY MANNER WITHOUT THE EXPRESS
WRITTEN CONSENT OF SAMTEC, INC.
TOLERANCES ARE:
DECIMALS
.X: .3 [.01]
2
.XX: .13 [.005]
.XXX: .051 [.0020]
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail: info@SAMTEC.com
code: 55322
DESCRIPTION:
DWG. NO.
MATERIAL:
DO NOT SCALE DRAWING
SHEET SCALE: 2.5:1
INSULATOR: LCP,
COLOR: -01
CARD THICKNESS
BLACK,
-02 & -03
CARD THICKNESS
NATURAL
CONTACT: BeCu
0.8mm HIGH SPEED EDGE CARD ASSEMBLY
HSEC8-1XXX-XX-XX-DV-X-XX
BRATCHER 01/24/03
SHEET
1
OF
8
BY:
How to exit while (cin>>str) loop in C++
[size=4]Method: After entering the string, press Ctrl+z on the new line and then press Enter. If you enter data and then press Ctrl+z and then press Enter, it will not work. [/size] [size=4] [/size] [...
fish001 Microcontroller MCU
GPRS and CDMA issues on wince
Question 1: GPRS dial-up Internet access (serial port) can be successful, but each machine needs to be reconfigured every time the system is flashed. This configuration process is quite cumbersome. Ho...
qxqsz Embedded System
[Help] How to enable the Ethernet half-duplex MAC conflict retransmission mechanism of GD32F450?
Currently debugging Ethernet half-duplex, using RMII interface mode, and using FPGA code to artificially create Ethernet conflicts That is, when MAC sends, data is sent to MAC at the same time. I have...
心☆野 GD32 MCU
Vibration test bench
The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...
bjjufu Test/Measurement
Ask for analog electronics knowledge
Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...
whwshiyuan1984 Analog electronics
Master's thesis
Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...
shanshixin1983 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 813  673  1155  2153  145  17  14  24  44  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号