EEWORLDEEWORLDEEWORLD

Part Number

Search

74AHC2G32DC,125

Description
IC GATE OR 2CH 2-INP 8VSSOP
Categorylogic    logic   
File Size769KB,14 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric Compare View All

74AHC2G32DC,125 Overview

IC GATE OR 2CH 2-INP 8VSSOP

74AHC2G32DC,125 Parametric

Parameter NameAttribute value
Brand NameNexperia
MakerNexperia
Parts packaging codeSSOP
package instructionVSSOP,
Contacts8
Manufacturer packaging codeSOT765-1
Reach Compliance Codecompliant
Samacsys Description74AHC(T)2G32 - Dual 2-input OR gate@en-us
seriesAHC/VHC/H/U/V
JESD-30 codeR-PDSO-G8
JESD-609 codee4
length2.3 mm
Logic integrated circuit typeOR GATE
Humidity sensitivity level1
Number of functions2
Number of entries2
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeVSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)14.5 ns
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width2 mm
Base Number Matches1
74AHC2G32; 74AHCT2G32
Dual 2-input OR gate
Rev. 3 — 14 May 2013
Product data sheet
1. General description
The 74AHC2G32; 74AHCT2G32 is a high-speed Si-gate CMOS device.
The 74AHC2G32; 74AHCT2G32 provides two 2-input OR gates.
2. Features and benefits
Symmetrical output impedance
High noise immunity
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101C exceeds 1000 V
Low power dissipation
Balanced propagation delays
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74AHC2G32DP
74AHCT2G32DP
74AHC2G32DC
74AHCT2G32DC
74AHC2G32GD
74AHCT2G32GD
40 C
to +125
C
XSON8
40 C
to +125
C
VSSOP8
40 C
to +125
C
TSSOP8
Description
Version
plastic thin shrink small outline package; 8 leads; body SOT505-2
width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
plastic extremely thin small outline package; no leads; SOT996-2
8 terminals; body 3
2
0.5 mm
Type number

74AHC2G32DC,125 Related Products

74AHC2G32DC,125 74AHCT2G32DC,125 74AHC2G32GD,125 74AHCT2G32DP,125 74AHCT2G32GD,125 74AHC2G32DP,125
Description IC GATE OR 2CH 2-INP 8VSSOP IC GATE OR 2CH 2-INP 8VSSOP IC GATE OR 2CH 2-INP 8XSON IC GATE OR 2CH 2-INP 8TSSOP IC GATE OR 2CH 2-INP 8XSON IC GATE OR 2CH 2-INP 8TSSOP
Brand Name Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
Parts packaging code SSOP SSOP SON TSSOP SON TSSOP
package instruction VSSOP, VSSOP, 3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8 TSSOP, 3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8 TSSOP,
Contacts 8 8 8 8 8 8
Manufacturer packaging code SOT765-1 SOT765-1 SOT996-2 SOT505-2 SOT996-2 SOT505-2
Reach Compliance Code compliant compliant compliant compliant compliant compliant
Maker Nexperia Nexperia Nexperia Nexperia - Nexperia
series AHC/VHC/H/U/V AHCT/VHCT/VT - AHCT/VHCT/VT - AHC/VHC/H/U/V
JESD-30 code R-PDSO-G8 R-PDSO-G8 - S-PDSO-G8 - S-PDSO-G8
JESD-609 code e4 e4 - e4 - e4
length 2.3 mm 2.3 mm - 3 mm - 3 mm
Logic integrated circuit type OR GATE OR GATE - OR GATE - OR GATE
Humidity sensitivity level 1 1 - 1 - 1
Number of functions 2 2 - 2 - 2
Number of entries 2 2 - 2 - 2
Number of terminals 8 8 - 8 - 8
Maximum operating temperature 125 °C 125 °C - 125 °C - 125 °C
Minimum operating temperature -40 °C -40 °C - -40 °C - -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code VSSOP VSSOP - TSSOP - TSSOP
Package shape RECTANGULAR RECTANGULAR - SQUARE - SQUARE
Package form SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 - 260 - 260
propagation delay (tpd) 14.5 ns 10 ns - 10 ns - 14.5 ns
Certification status Not Qualified Not Qualified - Not Qualified - Not Qualified
Maximum seat height 1 mm 1 mm - 1.1 mm - 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V - 5.5 V - 5.5 V
Minimum supply voltage (Vsup) 2 V 4.5 V - 4.5 V - 2 V
Nominal supply voltage (Vsup) 5 V 5 V - 5 V - 5 V
surface mount YES YES - YES - YES
technology CMOS CMOS - CMOS - CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE - AUTOMOTIVE - AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form GULL WING GULL WING - GULL WING - GULL WING
Terminal pitch 0.5 mm 0.5 mm - 0.65 mm - 0.65 mm
Terminal location DUAL DUAL - DUAL - DUAL
Maximum time at peak reflow temperature 30 30 - 30 - 30
width 2 mm 2 mm - 3 mm - 3 mm
Base Number Matches 1 1 - 1 1 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2222  571  1602  778  210  45  12  33  16  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号