ZL50017GAG2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> ZL50017GAG2

ZL50017GAG2: Description1 K Digital Switch; CategoryWireless rf/communication Telecom circuit; File Size473KB，51 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/

Download Datasheet Parametric Compare View All

ZL50017GAG2 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ZL50017GAG2	-	-	View	Buy Now

ZL50017GAG2 Overview

1 K Digital Switch

ZL50017GAG2 Parametric

Parameter Name	Attribute value
Maker	Zarlink Semiconductor (Microsemi)
package instruction	BGA,
Reach Compliance Code	unknown
JESD-30 code	S-PBGA-B256
JESD-609 code	e1
length	17 mm
Number of functions	1
Number of terminals	256
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	1.8 mm
Nominal supply voltage	1.8 V
surface mount	YES
Telecom integrated circuit types	DIGITAL TIME SWITCH
Temperature level	INDUSTRIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	17 mm

Preview

Download Datasheet

View All

ZL50017

1 K Digital Switch

Data Sheet

Features

•

1024 channel x 1024 channel non-blocking digital

Time Division Multiplex (TDM) switch at 4.096,

8.192 or 16.384 Mbps

16 serial TDM input, 16 serial TDM output

streams

Output streams can be configured as bi-

directional for connection to backplanes

Exceptional input clock cycle to cycle variation

tolerance (20 ns for all rates)

Per-stream input bit delay with flexible sampling

point selection

Per-stream output bit and fractional bit

advancement

Per-channel constant or variable throughput

delay for frame integrity and low latency

applications

Per-channel high impedance output control

Per-channel message mode

Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz

Input frame pulses:61 ns, 122 ns, 244 ns

Control interface compatible with Intel and

Motorola 16-bit non-multiplexed buses

Connection memory block programming

•

Ordering Information

ZL50017GAC

ZL50017QCC

ZL50017QCG1

ZL50017GAG2

256 Ball PBGA

256 Lead LQFP

256 Lead LQFP*

256 Ball PBGA**

Trays

Trays, Bake &

Drypack

Trays, Bake &

Drypack

November 2006

*Pb Free Matte Tin

**Pb Free Tin/Silver/Copper

-40°C to +85°C

Supports ST-BUS and GCI-Bus standards for

input and output timing

IEEE-1149.1 (JTAG) test port

3.3 V I/O with 5 V tolerant inputs; 1.8 V core

voltage

Applications

•

PBX and IP-PBX

Small and medium digital switching platforms

Remote access servers and concentrators

Wireless base stations and controllers

Multi service access platforms

Digital Loop Carriers

Computer Telephony Integration

RESET

ODE

DD_CORE

DD_IO

DD_COREA

DD_IOA

STi[15:0]

FPi

CKi

MODE_4M0

MODE_4M1

S/P Converter

Data Memory

P/S Converter

STio[15:0]

TMS

Test Port

Input Timing

Connection Memory

TDi

TDo

TCK

TRST

Internal Registers &Microprocessor Interface

DS_RD

R/W_WR

A[13:0]

Figure 1 - ZL50017 Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

MOT_INTEL

DTA_RDY

D[15:0]

ZL50017

Data Sheet

Table of Contents

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

Changes Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

1.0 Pinout Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

1.1 BGA Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

1.2 QFP Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2.0 Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

3.0 Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

4.0 Data Rates and Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

4.1 Input Clock (CKi) and Input Frame Pulse (FPi) Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4.2 ST-BUS and GCI-Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

5.0 Data Input Delay and Data Output Advancement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

5.1 Input Bit Delay Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

5.2 Input Bit Sampling Point Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

5.3 Output Advancement Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.4 Fractional Output Bit Advancement Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.0 Data Delay Through the Switching Paths . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.1 Variable Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.2 Constant Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

7.0 Connection Memory Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

8.0 Connection Memory Block Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

8.1 Memory Block Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

9.0 Microprocessor Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

10.0 Device Reset and Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

10.1 Power-up Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

10.2 Device Initialization on Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

10.3 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

11.0 JTAG Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

11.1 Test Access Port (TAP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

11.2 Instruction Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

11.3 Test Data Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

11.4 BSDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

12.0 Register Address Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

13.0 Detailed Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

14.0 Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

14.1 Memory Address Mappings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

14.2 Connection Memory Low (CM_L) Bit Assignment. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

15.0 DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

16.0 AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Zarlink Semiconductor Inc.

ZL50017

Data Sheet

List of Figures

Figure 1 - ZL50017 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Figure 2 - ZL50017 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package) . . . . . . . . . . . . . . . . . . . 7

Figure 3 - ZL50017 256-Lead 28 mm x 28 mm LQFP (top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Figure 4 - Input Timing when CKIN1 - 0 bits = “10” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 5 - Input Timing when CKIN1 - 0 bits = “01” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Figure 6 - Input Timing when CKIN1 - 0 = “00” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Figure 7 - Input Bit Delay Timing Diagram (ST-BUS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Figure 8 - Input Bit Sampling Point Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 9 - Input Bit Delay and Factional Sampling Point . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 10 - Output Bit Advancement Timing Diagram (ST-BUS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 11 - Output Fractional Bit Advancement Timing Diagram (ST-BUS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 12 - Data Throughput Delay for Variable Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Figure 13 - Data Throughput Delay for Constant Delay. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Figure 14 - Timing Parameter Measurement Voltage Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Figure 15 - Motorola Non-Multiplexed Bus Timing - Read Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Figure 16 - Motorola Non-Multiplexed Bus Timing - Write Access. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Figure 17 - Intel Non-Multiplexed Bus Timing - Read Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Figure 18 - Intel Non-Multiplexed Bus Timing - Write Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Figure 19 - JTAG Test Port Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Figure 20 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Figure 21 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Figure 22 - ST-BUS Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps . . . . . . . . . . . . . . 47

Figure 23 - GCI-Bus Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps . . . . . . . . . . . . . 48

Zarlink Semiconductor Inc.

ZL50017GAG2 Related Products

	ZL50017GAG2	ZL50017GAC	ZL50017QCC	ZL50017_0611	ZL50017QCG1
Description	1 K Digital Switch	1 K Digital Switch	1 K Digital Switch	1 K Digital Switch	1 K Digital Switch
Maker	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	-	Zarlink Semiconductor (Microsemi)
package instruction	BGA,	BGA, BGA256,16X16,40	LFQFP, QFP256,1.2SQ,16	-	LFQFP,
Reach Compliance Code	unknown	compliant	compliant	-	unknown
JESD-30 code	S-PBGA-B256	S-PBGA-B256	S-PQFP-G256	-	S-PQFP-G256
JESD-609 code	e1	e0	e0	-	e3
length	17 mm	17 mm	28 mm	-	28 mm
Number of functions	1	1	1	-	1
Number of terminals	256	256	256	-	256
Maximum operating temperature	85 °C	85 °C	85 °C	-	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	BGA	BGA	LFQFP	-	LFQFP
Package shape	SQUARE	SQUARE	SQUARE	-	SQUARE
Package form	GRID ARRAY	GRID ARRAY	FLATPACK, LOW PROFILE, FINE PITCH	-	FLATPACK, LOW PROFILE, FINE PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified
Maximum seat height	1.8 mm	1.8 mm	1.6 mm	-	1.6 mm
Nominal supply voltage	1.8 V	1.8 V	1.8 V	-	1.8 V
surface mount	YES	YES	YES	-	YES
Telecom integrated circuit types	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	-	DIGITAL TIME SWITCH
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL
Terminal surface	TIN SILVER COPPER	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	MATTE TIN
Terminal form	BALL	BALL	GULL WING	-	GULL WING
Terminal pitch	1 mm	1 mm	0.4 mm	-	0.4 mm
Terminal location	BOTTOM	BOTTOM	QUAD	-	QUAD
width	17 mm	17 mm	28 mm	-	28 mm

Recommended Resources

Photoelectric gun circuit

Low frequency power amplifier circuit using TAA611A

Voice pager circuit diagram

12V regulated power supply circuit using photoelectric coupling as short circuit protection

STR41090 power supply

Computer motherboard circuit diagram 820 2_41

lps22hb (IV) DRDY interrupt usage: There are two ways for the LPS22HB pressure sensor to determine whether the data is ready after starting the conversion. One is to read the STATUS (27h) register to determine whether T_DA and P_DA are...; littleshrimp MEMS sensors

Does anyone have the Chinese manual for the Keithley 2000 6-digit digital voltmeter?: 100 points for the Chinese manual of Keithley 2000 6-inch digital voltmeter...; panyinggaotian Embedded System

The ARM board uses the serial port to send AT commands to MC8630 (a 3g communication module): I want to use the arm board to send AT commands to MC8630 (3g communication module), and plan to use the serial port, but I don't know how to do it specifically. Please give me some advice!...; yjh19891026 Microcontroller MCU

Urgent: I want to ask about serial communication: I now use a 9-pin COM1 cable to connect the two machines. I use the SuperCommTool serial port debugging assistant. Why can't both machines receive data? Also, the purpose of my implementation is to te...; chensiqin Embedded System

Atmospheric breakdown of high-power microwave pulses and its influence on energy transmission: 【Abstract】 This paper studies the atmospheric breakdown of high-power microwave pulses using a wide range of parameters for the interaction between electrons and atmospheric neutral molecules ; define...; JasonYoo MCU

DSP Algorithm Collection C Language Version: DSP algorithm encyclopedia C language version, data sharing......; 呦呦小象团 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components