ZL49021DAA1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Topical application> Wireless rf/communication> ZL49021DAA1

ZL49021DAA1: DescriptionTELECOM, DTMF SIGNALING CIRCUIT, PDIP8; CategoryTopical application Wireless rf/communication; File Size397KB，15 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/

Download Datasheet Parametric View All

ZL49021DAA1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ZL49021DAA1	-	-	View	Buy Now

ZL49021DAA1 Overview

TELECOM, DTMF SIGNALING CIRCUIT, PDIP8

ZL49021DAA1 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	8
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Processing package description	LEAD FREE, PLASTIC, MS-001BA, DIP-8
state	Transferred
Communication type	DTMF SIGNALING CIRCUIT
jesd_30_code	R-PDIP-T8
jesd_609_code	e3
Packaging Materials	PLASTIC/EPOXY
ckage_code	DIP
ckage_equivalence_code	DIP8,.3
packaging shape	RECTANGULAR
Package Size	IN-LINE
wer_supplies__v_	5
qualification_status	COMMERCIAL
seated_height_max	5.33 mm
sub_category	Telecom Signaling Circuits
Maximum supply voltage	0.0080 mA
Rated supply voltage	5 V
surface mount	NO
Temperature level	INDUSTRIAL
terminal coating	MATTE TIN
Terminal form	THROUGH-HOLE
Terminal spacing	2.54 mm
Terminal location	DUAL
length	9.59 mm
width	7.62 mm

Preview

Download Datasheet

View All

ZL49010/11, ZL49020/21, ZL49030/31

Wide Dynamic Range DTMF Receiver

Data Sheet

Features

•

Wide dynamic range (50 dB) DTMF Receiver

Call progress (CP) detection via cadence

indication

4-bit synchronous serial data output

Software controlled guard time for ZL490x0

Internal guard time circuitry for ZL490x1

Powerdown option (ZL4901x & ZL4903x)

3.579 MHz crystal or ceramic resonator (ZL4903x

and ZL4902x)

External clock input (ZL4901x)

Guarantees non-detection of spurious tones

Ordering Information

ZL49010/11DAA

ZL49020/21DAA

ZL49030/31DCA

ZL49030/31DCB

ZL49030/31DDA

ZL49030/31DDB

ZL49010/11DAA1

ZL49020/21DAA1

ZL49030/31DCE1

ZL49030/31DCF1

Tubes

Tape & Reel

Tubes

Tape & Reel

Tubes

Tubes, Bake & Drypack

Tape & Reel,

Bake & Drypack

ZL49030/31DDE1 20 Pin SSOP* Tubes, Bake & Drypack

ZL49030/31DDF1 20 Pin SSOP* Tubes, Bake & Drypack

*Pb Free Matte Tin

-40°C to +85°C

8 Pin PDIP

18 Pin SOIC

20 Pin SSOP

8 Pin PDIP*

18 Pin SOIC*

February 2007

Applications

•

Integrated telephone answering machine

End-to-end signalling

Fax Machines

Description

The ZL490xx is a family of high performance DTMF

receivers which decode all 16 tone pairs into a 4-bit

binary code. These devices incorporate an AGC for

wide dynamic range and are suitable for end-to-end

signalling. The ZL490x0 provides an early steering

(ESt) logic output to indicate the detection of a DTMF

signal and requires external software guard time to

validate the DTMF digit. The ZL490x1, with preset

internal guard times, uses a delay steering (DStD)

logic output to indicate the detection of a valid DTMF

digit. The 4-bit DTMF binary digit can be clocked out

synchronously at the serial data (SD) output. The SD

pin is multiplexed with call progress detector output. In

the presence of supervisory tones, the call progress

detector circuit indicates the cadence (i.e., envelope)

of the tone burst. The cadence information can then be

processed by an external microcontroller to identify

PWDN

VDD

VSS

Voltage

Bias Circuit

Steering

Circuit

High

Group

Filter

Anti-

alias

Filter

Dial

Tone

Filter

Low

Group

Filter

Digital

Detector

Algorithm

Code

Converter

and

Latch

Digital

Guard

Time

Parallel to

Serial

Converter

& Latch

ESt

DStD

ACK

AGC

Mux

OSC2

OSC1

(CLK)

Oscillator

and

Clock

Circuit

To All Chip Clocks

Energy

Detection

ZL49010/1 and ZL49030/1 only.

ZL49020/1 and ZL49030/1 only.

ZL490x1 only.

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

ZL49010/11, ZL49020/21, ZL49030/31

Functional Description

Data Sheet

The ZL490xxs are high performance and low power consumption DTMF receivers. These devices provide wide

dynamic range DTMF detection and a serial decoded data output. These devices also incorporate an energy

detection circuit. An input voiceband signal is applied to the devices via a series decoupling capacitor. Following the

unity gain buffering, the signal enters the AGC circuit followed by an anti-aliasing filter. The bandlimited output is

routed to a dial tone filter stage and to the input of the energy detection circuit. A bandsplit filter is then used to

separate the input DTMF signal into high and low group tones. The high group and low group tones are then

verified and decoded by the internal frequency counting and DTMF detection circuitry. Following the detection

stage, the valid DTMF digit is translated to a 4-bit binary code (via an internal look-up ROM). Data bits can then be

shifted out serially by applying external clock pulses.

Automatic Gain Control (AGC) Circuit

As the device operates on a single power supply, the input signal is biased internally at approximately VDD/2. With

large input signal amplitude (between 0 and approximately -30 dBm for each tone of the composite signal), the

AGC is activated to prevent the input signal from being clipped. At low input level, the AGC remains inactive and the

input signal is passed directly to the hardware DTMF detection algorithm and to the energy detection circuit.

Filter and Decoder Section

The signal entering the DTMF detection circuitry is filtered by a notch filter at 350 and 440 Hz for dial tone rejection.

The composite dual-tone signal is further split into its individual high and low frequency components by two 6

order switched capacitor bandpass filters. The high group and low group tones are then smoothed by separate

output filters and squared by high gain limiting comparators. The resulting squarewave signals are applied to a

digital detection circuit where an averaging algorithm is employed to determine the valid DTMF signal. For

ZL490x0, upon recognition of a valid frequency from each tone group, the early steering (ESt) output will go high,

indicating that a DTMF tone has been detected. Any subsequent loss of DTMF signal condition will cause the ESt

pin to go low. For ZL490x1, an internal delayed steering counter validates the early steering signal after a

predetermined guard time which requires no external components. The delayed steering (DStD) will go high only

when the validation period has elapsed. Once the DStD output is high, the subsequent loss of early steering signal

due to DTMF signal dropout will activate the internal counter for a validation of tone absent guard time. The DStD

output will go low only after this validation period.

Energy Detection

The output signal from the AGC circuit is also applied to the energy detection circuit. The detection circuit consists

of a threshold comparator and an active integrator. When the signal level is above the threshold of the internal

comparator (-35 dBm), the energy detector produces an energy present indication on the SD output. The integrator

ensure the SD output will remain at high even though the input signal is changing. When the input signal is

removed, the SD output will go low following the integrator decay time. Short decay time enables the signal

envelope (or cadence) to be generated at the SD output. An external microcontroller can monitor this output for

specific call progress signals. Since presence of speech and DTMF signals (above the threshold limit) can cause

the SD output to toggle, both ESt (DStD) and SD outputs should be monitored to ensure correct signal identification.

As the energy detector is multiplexed with the digital serial data output at the SD pin, the detector output is selected

at all times except during the time between the rising edge of the first pulse and the falling edge of the fourth pulse

applied at the ACK pin.

Serial Data (SD) Output

When a valid DTMF signal burst is present, ESt or DStD will go high. The application of four clock pulses on the

ACK pin will provide a 4-bit serial binary code representing the decoded DTMF digit on the SD pin output. The rising

edge of the first pulse applied on the ACK pin latches and shifts the least significant bit of the decoded digit on the

SD pin. The next three pulses on ACK pin will shift the remaining latched bits in a serial format (see Figure 5). If less

than four pulses are applied to the ACK pin, new data cannot be latched even though ESt/DStD can be valid. Clock

pulses should be applied to clock out any remaining data bits to resume normal operation. Any transitions in excess

Zarlink Semiconductor Inc.

Recommended Resources

AD7660 negative voltage and positive voltage doubler output circuit diagram

Precision multiplication circuit by 2

Telephone splitter circuit diagram

LA4446 power amplifier circuit

Integrated regulated power supply with positive and negative output voltage tracking Part 2

Audio control and soft-switching amplifiers

89c51rc burning problem: My learning board comes with 89c52rc, which has no problem with burning. But I bought 89c51rc, and it didn't respond when burning. Only one LED on the communication end lights up. After pressing reset...; 鹰隼鹫雕 51mcu

Let me tell you about my troubles...: My girlfriend and I live in different places. She lives in Foshan and I live in Zhongshan. We rent a house in Guangzhou. We go back to Guangzhou every Friday and go back to each other on Sunday. Fortu...; alphal Talking about work

These beautiful loves on earth are everywhere!: There is love in the world and affection in the world. These beautiful loves on the earth are everywhere! The new year has begun. Although the temperature has dropped sharply this week, in this world ...; soso Talking

EEWORLD University Hall----TI In-car entertainment and instrument power supply solutions: TI In-Vehicle Entertainment and Instrument Power Solutions : https://training.eeworld.com.cn/course/3814...; hi5 Talking

Ask about XIP: 系统启动后卡在了这里： Windows CE Kernel for ARM (Thumb Enabled) Built on Feb8 2007 at 23:36:51 ProcessorType=0920Revision=0 sp_abt=ffff5000 sp_irq=ffff2800 sp_undef=ffffc800 OEMAddressTable = 8c2013e0Windows CE...; huttu Embedded System

Analog Mixed-Signal Design Engineer: [table=98%][tr][td][b]Recruiting Analog Mixed-Signal Design Engineer[/b][/td][/tr][tr][td] [/td][/tr][tr][td] LSI Shanghai R&D Center is recruiting talents in the field of communication and storage wi...; asic_tapeout Recruitment

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components