EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA159M375DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530BA159M375DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530BA159M375DG - - View Buy Now

530BA159M375DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530BA159M375DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency159.375MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
What is the upload and download speed of your vxworks FTP server?
My target machine is a P4+82541 network card+IDE hard disk (Dosfs file system FAT32 is established), and I use VxWorks 5.5.1 to establish an ftp server. When accessed from the host, the upload speed i...
gyl52114 Real-time operating system RTOS
[Linux resource collection] for those who want to learn Linux system principles and driver development
[i=s]This post was last edited by lb1229305710 on 2015-7-31 12:32[/i] [font=Tahoma, Helvetica, SimSun, sans-serif][size=13.63636302947998px]I found that some friends suggested that we need some tutori...
lb1229305710 Linux and Android
[Flower carving hands-on] Interesting and fun music visualization series of small projects (12) --- meter tube fast rhythm light
I had the urge to do a series of topics on sound visualization. This topic is a bit difficult and covers a wide range of areas. The related FFT and FHT algorithms are also quite complicated, but I sti...
eagler8 DIY/Open Source Hardware
Learn more! 4 solutions for LED street light power supply design
[color=black][b] LED street lights are a very important application in LED lighting. Under the premise of energy saving and power saving, the trend of LED street lights replacing traditional street li...
qwqwqw2088 Power technology
How to Achieve Timing Closure in Complex FPGA Designs
[color=#333333][font=Arial]"Whack a Mole" is an old (before the electronic age) casual game. There are many holes on the table, and there is a mole hidden in each hole. When a mole comes out of the ho...
西点 FPGA/CPLD
[I contribute to the Xilinx Resource Center] Collection of papers from the first Xilinx Innovation Design Competition
Xilinx First Innovation Design Competition ProceedingsThe first innovative design competition hosted by Shenzhen Weibaishi and sponsored by Xilinx ended successfully this month. Since the competition ...
wanghongyang FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 961  2271  1027  1094  814  20  46  21  23  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号