EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA000174DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530EA000174DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530EA000174DG - - View Buy Now

530EA000174DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530EA000174DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency174kHz
Functionenable/disable
outputLVPECL
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
The wiring method of the equipment is really troublesome...
I recently visited several construction sites, and the most common question asked by the on-site staff was how to connect various devices. Take an electric valve for example, each manufacturer has a d...
fish001 Industrial Control Electronics
Typical circuit diagram of switching power supply + ripple and noise test method of switching power supply
Ripple and noise test methods for switching power supplies...
晴天余霞 51mcu
MCP3201 Device Study
MCP3201 is a 2.7V, 12-bit A/D converter with SPI serial interface. It has the following features:* 12-bit resolution * On-chip sample and hold circuit* SPI serial interface* Single power supply 2.7~5....
eeleader FPGA/CPLD
Read BMP280 via IIC using 51 MCU
I would like to ask if anyone has used 51 to read the atmospheric pressure data of BMP280? The examples on the Internet are all for 32 and Arduino, and I have not succeeded in transplanting it myself....
2413529458 51mcu
Geek forced uninstall tool GeekUninstaller (1.4.0.88) green single file version
[b][size=5]Geek Uninstaller (1.4.0.88) Green Single File Version[/size][/b] GeekUninstaller is a free professional single file green uninstall tool tailored for "geeks". It has many outstanding featur...
葵花宝典666 Download Centre
Basys3 Oscilloscope Experiment Design Based on FPGA Vivado 17.2
Based on FPGA vivado 17.2 Basys3 oscilloscope experiment design attachment:[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]大辉哥0614[/size]. If you need to reprint or ...
大辉哥0614 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1679  2701  1696  1711  559  34  55  35  12  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号