EEWORLDEEWORLDEEWORLD

Part Number

Search

530FA148M500DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530FA148M500DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530FA148M500DG - - View Buy Now

530FA148M500DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530FA148M500DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency148.5MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Domestic enterprises emphasize their own characteristics - BCD technology becomes a breakthrough
Since domestic IC manufacturing enterprises are relatively weak, it is particularly important to choose the right breakthrough point in the process of technological innovation. Market prospects, R&D c...
雪山飞狐 Power technology
[Help] How to generate *.hex file in IAR?
Thank you....
njzgw Microcontroller MCU
ISE 13.1 cannot create a vhdl testbench
First time using it, I saw on the internet that it says to create a testbench waveform, but 13.1 does not have this option, only vhdl testbench, and after creating it, the suffix is .vhd, not .tbw. I ...
yachtman FPGA/CPLD
Graduation thesis topic
I am a senior student and I have started to work on my graduation project. My graduation project instructor has set the following restrictions on the topic: 1. Develop on Windows CE platform 2. It is ...
hudoudou Embedded System
How do I input Chinese characters on the silk screen layer in Altium?
How can I input Chinese characters in the silk screen layer in Altium Designer 9? I click A to enter a string and then enter Chinese characters, but the programming is garbled? How can I solve this pr...
xuzhanglong Analogue and Mixed Signal
FFT data collection
Detailed description: FFT data (many papers and articles). Mainly used for FPGA design...
unbj FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1949  2626  2533  2442  2327  40  53  51  50  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号