EEWORLDEEWORLDEEWORLD

Part Number

Search

XQ4013XL-1BG432N

Description
QML High-Reliability FPGAs
File Size121KB,22 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

XQ4013XL-1BG432N Overview

QML High-Reliability FPGAs

0
R
QPRO XQ4000XL Series QML
High-Reliability FPGAs
0
2
DS029 (v1.3) June 25, 2000
Product Specification
Development system runs on most common computer
platforms
- Interfaces to popular design environments
- Fully automatic mapping, placement and routing
- Interactive design editor for design optimization
Highest capacity—over 180,000 usable gates
Additional routing over XQ4000E
- Almost twice the routing capacity for high-density
designs
Buffered Interconnect for maximum speed
New latch capability in configurable logic blocks
Improved VersaRing™ I/O interconnect for better Fixed
pinout flexibility
- Virtually unlimited number of clock signals
Optional multiplexer or 2-input function generator on
device outputs
5V tolerant I/Os
0.35
µm
SRAM process
XQ4000X Series Features
Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer Listing)
Ceramic and plastic packages
Also available under the following standard microcircuit
drawings (SMD)
- XQ4013XL 5962-98513
- XQ4036XL 5962-98510
- XQ4062XL 5962-98511
- XQ4085XL 5962-99575
For more information contact the Defense Supply
Center Columbus (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
Available in -3 speed
System featured Field-Programmable Gate Arrays
- SelectRAM™ memory: on-chip ultra-fast RAM with
·
synchronous write option
·
dual-port RAM option
- Abundant flip-flops
- Flexible function generators
- Dedicated high-speed carry logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the benefits of custom CMOS VLSI, while avoiding
the initial cost, long development cycle, and inherent risk of
a conventional masked gate array.
The result of thirteen years of FPGA design experience and
feedback from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the complete Commercial XC4000XL Series Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and timing, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000XL.)
System performance beyond 50 MHz
Flexible array architecture
Low power segmented routing architecture
Systems-oriented features
- IEEE 1149.1-compatible boundary scan logic
support
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- 12 mA sink current per XQ4000XL output
Configured by loading binary file
- Unlimited reprogrammability
Readback capability
- Program verification
- Internal node observability
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS029 (v1.3) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
1
Questions about C code when using LPC1100 routines on ZLG
Hello everyone: Dear experts When I was using the LPC1100 routine on ZLG, I found the following C code:zy_if.crt_sys_c.crt_sys.h How should I understand these functions? What information should I refe...
xiaohunhunalan NXP MCU
Thanks to friends in the Unix/Linux community for giving me another 200 points
The reason is as posted above. I was too busy at work in August and didn’t have time to attend EEWorld!...
zifengye1983 Linux and Android
vs2005 cannot debug
Using ActiveSync to automatically obtain an IP address1>------ Started deployment: Project: Restore, Configuration: Debug PFE70T (ARMV4I) ------ 1>All attempts to connect to the deployment target at p...
yeca3000 Embedded System
Someone said that they don't know how to communicate between VB and MCU. Send a VB serial communication program
A simple VB serial port sending program (source code)!'-----Send button Click event subroutine----------- Private Sub Fasong_Click() Dim JIHAO(0) As Byte 'Machine number Dim head_data(4) As Byte '5 By...
njlianjian MCU
How do you calculate the resistance of a Darlington circuit?
To find the values of R1 and R2, I usually refer to this kind of circuit on the Internet, but I haven't studied in depth how to choose the value of this resistor. Please explain it to me, thank you!...
面纱如雾 Analog electronics
July 19th latest: 91 IC electronic communication positions, including brief introduction (average over 200,000)
More urgent positions 1.SOC verification, preferably with STB experience in SOC verification Shanghai 2.Ic logic design engineer, digital design in audio/video Shanghai 3.SW-AE (telecom), communicatio...
KT人才 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2469  1502  1975  955  409  50  31  40  20  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号