ELLXT971ABC.A4-870478 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> ELLXT971ABC.A4-870478

ELLXT971ABC.A4-870478: DescriptionIC TXRX 1/1 ETHERNET 64LFBGA; CategoryWireless rf/communication Telecom circuit; File Size1MB，96 Pages; ManufacturerInphi Corporation; Environmental Compliance

Download Datasheet Parametric Compare View All

ELLXT971ABC.A4-870478 Overview

IC TXRX 1/1 ETHERNET 64LFBGA

ELLXT971ABC.A4-870478 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	LFBGA, BGA64,8X8,32
Reach Compliance Code	compliant
data rate	100000 Mbps
JESD-30 code	S-PBGA-B64
length	7 mm
Number of functions	1
Number of terminals	64
Transceiver quantity	1
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Encapsulate equivalent code	BGA64,8X8,32
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.36 mm
Maximum slew rate	0.11 mA
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	ETHERNET TRANSCEIVER
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Cortina Systems

LXT971A Single-Port

10/100 Mbps PHY Transceiver

Datasheet

The Cortina Systems

LXT971A Single-Port 10/100 Mbps PHY Transceiver (LXT971A PHY) directly

supports both 100BASE-TX and 10BASE-T applications. It provides a Media Independent Interface (MII)

for easy attachment to 10/100 Media Access Controllers (MACs). The LXT971A PHY is IEEE compliant,

and provides a Low Voltage Positive Emitter Coupled Logic (LVPECL) interface for use with 100BASE-

FX fiber networks. The LXT971A PHY supports full-duplex operation at 10 Mbps and 100 Mbps.

Operating conditions for the LXT971A PHY can be set using auto-negotiation, parallel detection, or

manual control. The LXT971A PHY is fabricated with an advanced CMOS process and requires only a

single 2.5/3.3 V power supply. (This Datasheet also supports the LXT971 PHY.)

Applications

Combination 10BASE-T/100BASE-TX or

100BASE-FX Network Interface Cards (NICs)

Network printers

10/100 Mbps PCMCIA cards

Cable Modems and Set-Top Boxes

Product Features

3.3 V Operation

Low power consumption (300 mW typical)

Low-power “Sleep” mode

10BASE-T and 100BASE-TX using a single RJ-

45 connection

IEEE 802.3-compliant 10BASE-T or 100BASE-

TX ports with integrated filters

Auto-negotiation and parallel detection

MII interface with extended register capability

Robust baseline wander correction

Carrier Sense Multiple Access / Collision

Detection (CSMA/CD) or full-duplex operation

JTAG boundary scan

MDIO serial port or hardware pin configurable

100BASE-FX fiber-optic capable

Integrated, programmable LED drivers

64-ball Plastic Ball Grid Array (PBGA) or 64-pin

Quad Flat Package (LQFP)

LXT971ABC - Commercial (0

to 70

C amb.)

LXT971ABE - Extended (-40

to 85

C amb.)

LXT971ALC - Commercial (0

to 70

C amb.)

LXT971ALE - Extended (-40

to 85

C amb.)

LXT972ALC - Commercial (0° to 70 °C amb.)

LXT971A PHY

Datasheet

249414, Revision 5.2

13 September 2007

Contents

1.0

Introduction to This Document .................................................................................................. 10

1.1

1.2

2.0

3.0

4.0

5.0

Document Overview ...........................................................................................................10

Related Documents ............................................................................................................ 10

Block Diagram ............................................................................................................................. 11

Ball and Pin Assignments .......................................................................................................... 12

Signal Descriptions ..................................................................................................................... 17

Functional Description................................................................................................................ 24

5.1

5.2

Device Overview ................................................................................................................. 24

5.1.1 Comprehensive Functionality ................................................................................ 24

5.1.2 Optimal Signal Processing Architecture.................................................................24

Network Media / Protocol Support ...................................................................................... 25

5.2.1 10/100 Network Interface....................................................................................... 25

5.2.2 MII Data Interface .................................................................................................. 27

5.2.3 Configuration Management Interface .................................................................... 27

Operating Requirements..................................................................................................... 29

5.3.1 Power Requirements ............................................................................................. 29

5.3.2 Clock Requirements ..............................................................................................30

Initialization ......................................................................................................................... 30

5.4.1 MDIO Control Mode and Hardware Control Mode................................................. 31

5.4.2 Reduced-Power Modes ......................................................................................... 32

5.4.3 Reset .....................................................................................................................33

5.4.4 Hardware Configuration Settings ........................................................................... 33

Establishing Link ................................................................................................................. 34

5.5.1 Auto-Negotiation .................................................................................................... 35

5.5.2 Parallel Detection................................................................................................... 36

MII Operation ...................................................................................................................... 36

5.6.1 MII Clocks .............................................................................................................. 37

5.6.2 Transmit Enable..................................................................................................... 39

5.6.3 Receive Data Valid ................................................................................................ 39

5.6.4 Carrier Sense......................................................................................................... 39

5.6.5 Error Signals .......................................................................................................... 40

5.6.6 Collision .................................................................................................................40

5.6.7 Loopback ............................................................................................................... 40

100 Mbps Operation ...........................................................................................................42

5.7.1 100BASE-X Network Operations ........................................................................... 42

5.7.2 Collision Indication ................................................................................................. 44

5.7.3 100BASE-X Protocol Sublayer Operations............................................................ 45

10 Mbps Operation ............................................................................................................. 49

5.8.1 10BASE-T Preamble Handling .............................................................................. 49

5.8.2 10BASE-T Carrier Sense....................................................................................... 49

5.8.3 10BASE-T Dribble Bits .......................................................................................... 49

5.8.4 10BASE-T Link Integrity Test ................................................................................ 50

5.8.5 Link Failure ............................................................................................................ 50

5.8.6 10BASE-T SQE (Heartbeat) .................................................................................. 50

5.8.7 10BASE-T Jabber .................................................................................................. 50

5.3

5.4

5.5

5.6

5.7

5.8

Cortina Systems

LXT971A Single-Port 10/100 Mbps PHY Transceiver

Page 3

LXT971A PHY

Datasheet

249414, Revision 5.2

13 September 2007

Contents

5.9

5.10

5.8.8 10BASE-T Polarity Correction ............................................................................... 50

Monitoring Operations ........................................................................................................ 50

5.9.1 Monitoring Auto-Negotiation .................................................................................. 50

5.9.2 Monitoring Next Page Exchange ........................................................................... 51

5.9.3 LED Functions ....................................................................................................... 51

5.9.4 LED Pulse Stretching............................................................................................. 52

Boundary Scan (JTAG 1149.1) Functions .......................................................................... 52

5.10.1 Boundary Scan Interface ....................................................................................... 52

5.10.2 State Machine ........................................................................................................ 52

5.10.3 Instruction Register ................................................................................................ 53

5.10.4 Boundary Scan Register ........................................................................................ 53

5.10.5 Device ID Register ................................................................................................. 53

Magnetics Information ........................................................................................................ 54

Typical Twisted-Pair Interface ............................................................................................ 54

Fiber Interface..................................................................................................................... 57

DC Electrical Parameters ................................................................................................... 61

AC Timing Diagrams and Parameters ................................................................................ 65

6.0

Application Information .............................................................................................................. 54

6.1

6.2

6.3

7.0

Electrical Specifications ............................................................................................................. 61

7.1

7.2

8.0

9.0

Register Definitions - IEEE Base Registers .............................................................................. 78

10.0 Package Specifications............................................................................................................... 94

Cortina Systems

LXT971A Single-Port 10/100 Mbps PHY Transceiver

Page 4

LXT971A PHY

Datasheet

249414, Revision 5.2

13 September 2007

Figures

Block Diagram ............................................................................................................................... 11

64-Ball PBGA: Ball Assignments .................................................................................................. 13

64-Pin LQFP Package: Pins Assignments ................................................................................... 14

Management Interface Read Frame Structure ............................................................................. 28

Management Interface Write Frame Structure ............................................................................. 28

MII Interrupt Logic ......................................................................................................................... 29

Initialization Sequence .................................................................................................................. 31

Hardware Configuration Settings .................................................................................................. 34

Link Establishment Overview ...................................................................................................... 35

Clocking for 10BASE-T ................................................................................................................. 38

Clocking for 100BASE-X .............................................................................................................. 38

Clocking for Link Down Clock Transition ...................................................................................... 39

Loopback Paths ............................................................................................................................ 41

100BASE-X Frame Format ...........................................................................................................42

100BASE-TX Data Path ............................................................................................................... 43

100BASE-TX Reception with No Errors ....................................................................................... 43

100BASE-TX Reception with Invalid Symbol ............................................................................... 44

100BASE-TX Transmission with No Errors .................................................................................. 44

100BASE-TX Transmission with Collision .................................................................................... 44

Protocol Sublayers ....................................................................................................................... 45

LED Pulse Stretching ................................................................................................................... 52

Typical Twisted-Pair Interface - Switch ......................................................................................... 55

Typical Twisted-Pair Interface - NIC ..............................................................................................56

Typical Media Independent Interface ............................................................................................ 57

Typical Interface - LXT971A PHY to 3.3 V Fiber PHY................................................................... 58

Typical Interface LXT971A PHY to 5 V Fiber PHY........................................................................ 59

Typical Interface - LXT971A PHY to Triple PECL-to-PECL Logic Translator............................... 60

100BASE-TX Receive Timing - 4B Mode ...................................................................................... 66

100BASE-TX Transmit Timing - 4B Mode ..................................................................................... 67

100BASE-FX Receive Timing ....................................................................................................... 68

100BASE-FX Transmit Timing ...................................................................................................... 69

10BASE-T Receive Timing ...........................................................................................................70

10BASE-T Receive Timing ............................................................................................................ 70

10BASE-T Transmit Timing .......................................................................................................... 72

10BASE-T Jabber and Unjabber Timing ...................................................................................... 73

10BASE-T SQE (Heartbeat) Timing ............................................................................................. 73

Auto-Negotiation and Fast Link Pulse Timing ............................................................................... 74

Fast Link Pulse Timing .................................................................................................................. 74

MDIO Input Timing ........................................................................................................................ 75

MDIO Output Timing...................................................................................................................... 75

Power-Up Timing ........................................................................................................................... 76

RESET_L Pulse Width and Recovery Timing ............................................................................... 76

PHY Identifier Bit Mapping ...........................................................................................................81

PBGA Package Specification ........................................................................................................ 94

LQFP Package Specifications ....................................................................................................... 95

Cortina Systems

LXT971A Single-Port 10/100 Mbps PHY Transceiver

Page 5

ELLXT971ABC.A4-870478 Related Products

	ELLXT971ABC.A4-870478	ELLXT971ABC.A4-870477	ELLXT971ABE.A4-870479	FLLXT971ABC.A4-834103	FLLXT971ABE.A4-834104	WJLXT971ALC.A4-857342	WJLXT971ALE.A4-857343	WJLXT971ALE.A4-857346
Description	IC TXRX 1/1 ETHERNET 64LFBGA	IC TXRX ETHERNET 100MBPS 64BGA	IC TXRX ETHERNET 100MBPS 64BGA	IC TXRX ETHERNET 100MBPS 64BGA	IC TXRX ETHERNET 100MBPS 64BGA	IC TXRX ETHERNET 100MBPS 64LQFP	IC TXRX ETHERNET 100MBPS 64LQFP	IC TXRX SDH/SONET/ATM 64LQFP
Is it Rohs certified?	conform to	conform to	conform to	incompatible	incompatible	conform to	conform to	conform to
package instruction	LFBGA, BGA64,8X8,32	LFBGA, BGA64,8X8,32	LFBGA, BGA64,8X8,32	LFBGA, BGA64,8X8,32	LFBGA, BGA64,8X8,32	LFQFP, QFP64,.47SQ,20	LFQFP, QFP64,.47SQ,20	LFQFP, QFP64,.47SQ,20
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
data rate	100000 Mbps	100000 Mbps	100000 Mbps	100000 Mbps	100000 Mbps	100000 Mbps	100000 Mbps	100000 Mbps
JESD-30 code	S-PBGA-B64	S-PBGA-B64	S-PBGA-B64	S-PBGA-B64	S-PBGA-B64	S-PQFP-G64	S-PQFP-G64	S-PQFP-G64
length	7 mm	7 mm	7 mm	7 mm	7 mm	10 mm	10 mm	10 mm
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	64	64	64	64	64	64	64	64
Transceiver quantity	1	1	1	1	1	1	1	1
Maximum operating temperature	70 °C	70 °C	85 °C	70 °C	85 °C	70 °C	85 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFBGA	LFBGA	LFBGA	LFBGA	LFBGA	LFQFP	LFQFP	LFQFP
Encapsulate equivalent code	BGA64,8X8,32	BGA64,8X8,32	BGA64,8X8,32	BGA64,8X8,32	BGA64,8X8,32	QFP64,.47SQ,20	QFP64,.47SQ,20	QFP64,.47SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	240	NOT SPECIFIED	260	260
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.36 mm	1.36 mm	1.36 mm	1.36 mm	1.36 mm	1.6 mm	1.6 mm	1.6 mm
Maximum slew rate	0.11 mA	0.11 mA	0.11 mA	0.11 mA	0.11 mA	0.11 mA	0.11 mA	0.11 mA
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Telecom integrated circuit types	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	BALL	BALL	BALL	BALL	BALL	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	30	NOT SPECIFIED	40	40
width	7 mm	7 mm	7 mm	7 mm	7 mm	10 mm	10 mm	10 mm
Base Number Matches	1	1	1	-	1	1	1	1
Maker	-	-	-	Inphi Corporation	Inphi Corporation	Inphi Corporation	Inphi Corporation	Inphi Corporation

Recommended Resources

Power supply circuit with self-starting function

Fluorescent tube inverter circuit and emergency lighting circuit 02

Multifunctional computing converter 4302

Solid State Relay Home Inverter

Electron tube cathode coupled inverter circuit

Power circuit: +12V, ±5V

lm3s boot_loader: boot_loader...; yuhua8688 Microcontroller MCU

Give out red envelopes on the first day of work: When I opened the red envelope, I saw 10 yuan crumpled inside. My heart was broken......; gh131413 Talking about work

Is there a minimum system circuit diagram?: Is there a minimum system circuit diagram? Please share it....; answer_23 51mcu

EEWORLD University Hall----WEBENCH design tool performance enhancement: WEBENCH design tool performance enhancement : https://training.eeworld.com.cn/course/603This video shows you the advanced features of Webench online design tool, simplifying operation and enhancing co...; hi5 Talking

A small problem with the timer triggering the ADC module: I want timer 0 to trigger ADC0 and timer 1 to trigger ADC1. How can I achieve this? ADCSequenceConfigure(ADC_BASE,0,ADC0_TRIGGER_TIMER,0); There is only TIMER in the parameters, but no information abo...; 慢慢来 Microcontroller MCU

Please share your experience in soldering circuits (for beginners): We have to solder circuits this semester, but I can't do it well. Could you please share your experience in soldering circuits?...; wen30 Analog electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components