EEWORLDEEWORLDEEWORLD

Part Number

Search

XCV812E-8FG900C

Description
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
CategoryProgrammable logic devices    Programmable logic   
File Size852KB,116 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XCV812E-8FG900C Overview

Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays

XCV812E-8FG900C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeBGA
package instructionPLASTIC, FBGA-900
Contacts900
Reach Compliance Code_compli
ECCN code3A991.D
maximum clock frequency416 MHz
Combined latency of CLB-Max0.4 ns
JESD-30 codeS-PBGA-B900
JESD-609 codee0
length31 mm
Humidity sensitivity level3
Configurable number of logic blocks4704
Equivalent number of gates254016
Number of entries556
Number of logical units21168
Output times556
Number of terminals900
Maximum operating temperature70 °C
Minimum operating temperature
organize4704 CLBS, 254016 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA900,30X30,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
power supply1.2/3.6,1.8 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.6 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width31 mm
0
R
Virtex™-E 1.8 V Extended Memory
Field Programmable Gate Arrays
0
0
DS025-1 (v1.5) July 17, 2002
Production Product Specification
Features
Fast, Extended Block RAM, 1.8 V FPGA Family
- 560 Kb and 1,120 Kb embedded block RAM
- 130 MHz internal performance (four LUT levels)
- PCI compliant 3.3 V, 32/64-bit, 33/66-MHz
Sophisticated SelectRAM+™ Memory Hierarchy
- 294 Kb of internal configurable distributed RAM
- Up to 1,120 Kb of synchronous internal block RAM
- True Dual-Port block RAM
- Memory bandwidth up to 2.24 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
- Designed for high-performance Interfaces to
external memories
·
200 MHz ZBT* SRAMs
·
200 Mb/s DDR SDRAMs
Highly Flexible SelectIO+™ Technology
- Supports 20 high-performance interface standards
- Up to 556 singled-ended I/Os or up to 201
differential I/O pairs for an aggregate bandwidth of
>100 Gb/s
Complete Industry-Standard Differential Signalling
Support
- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
- Al I/O signals can be input, output, or bi-directional
* ZBT is a trademark of Integrated Device Technology, Inc.
-
LVPECL and LVDS clock inputs for 300+ MHz
clocks
Proprietary High-Performance SelectLink™
Technology
- 80 Gb/s chip-to-chip communication link
- Support for Double Data Rate (DDR) interface
- Web-based HDL generation methodology
Eight Fully Digital Delay-Locked Loops (DLLs)
IEEE 1149.1 boundary-scan logic
Supported by Xilinx Foundation Series™ and Alliance
Series™ Development Systems
- Internet Team Design (Xilinx iTD™) tool ideal for
million-plus gate density designs
- Wide selection of PC or workstation platforms
SRAM-based In-System Configuration
- Unlimited re-programmability
Advanced Packaging Options
- 1.0 mm FG676 and FG900
- 1.27 mm BG560
0.18
µm
6-layer Metal Process with Copper
Interconnect
100% Factory Tested
Introduction
The Virtex™-E Extended Memory (Virtex-EM) family of
FPGAs is an extension of the highly successful Virtex-E
family architecture. The Virtex-EM family (devices shown in
Table 1)
includes all of the features of Virtex-E, plus addi-
tional block RAM, useful for applications such as network
switches and high-performance video graphic systems.
Xilinx developed the Virtex-EM product family to enable
customers to design systems requiring high memory band-
width, such as 160 Gb/s network switches. Unlike traditional
ASIC devices, this family also supports fast time-to-market
delivery, because the development engineering is already
completed. Just complete the design and program the
device. There is no NRE, no silicon production cycles, and no
additional delays for design re-work. In addition, designers
can update the design over a network at any time, providing
product upgrades or updates to customers even sooner.
The Virtex-EM family is the result of more than fifteen years
of FPGA design experience. Xilinx has a history of support-
ing customer applications by providing the highest level of
logic, RAM, and features available in the industry. The Vir-
tex-EM family, first FPGAs to deploy copper interconnect,
offers the performance and high memory bandwidth for
advanced system integration without the initial investment,
long development cycles, and inventory risk expected in tra-
ditional ASIC development.
© 2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS025-1 (v1.5) July 17, 2002
Production Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1
[Hot Recommendation] The most popular Valentine's Day gifts in 2009
Valentine's Day 2009 is approaching with brisk steps under the enthusiastic urging of lovers. As Valentine's Day 2009 is approaching, you may be worried about choosing a sweet Valentine's Day gift? It...
onlylovehk Talking
atmel zigbee protocol stack transplantation (zigduino development board)
I am new to zigbee. I am using a zigduino development board with an MCU model of Atmel's Atmega128RFA1. I want to port the zigbee protocol stack to it, but I don't know where to start. I have read the...
sumi123 RF/Wirelessly
The P10_16X32LED dot matrix schematic diagram, which is currently hot-selling on the market, is exclusively released!
The P10_16X32LED dot matrix schematic diagram, which is currently hot on the market, is exclusively released! Due to confidentiality, the manufacturer does not provide the schematic diagram and source...
ylyfxzsxyl MCU
The difference between power factor, apparent power and reactive power
Whether it is LED, fluorescent lamp or incandescent lamp, we need to understand one of the important parameters - power factor (PFC). Let's learn what power factor is. 1. Power factor Power factor rep...
czf0408 LED Zone
Share some good content from deyisupport (with benefits!)
[b][url=http://www.deyisupport.com/blog/b/behindthewheel/archive/2015/05/18/51962.aspx][font=微软雅黑][size=3]A large wave of car head-up displays is approaching[/size][/font][/url][/b] [font=微软雅黑][size=3...
eric_wang TI Technology Forum
Steps for wifi development for beginners
I am a novice who has just started my internship. I need to learn to use the SPI protocol to develop wifi. In fact, the code is already written by others. Unfortunately, I have never learned anything ...
carmack Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2830  1177  2460  529  1648  57  24  50  11  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号