IDT70V27L35PFI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> IDT70V27L35PFI

IDT70V27L35PFI: Description32K X 16 DUAL-PORT SRAM, 35 ns, PQFP100; Categorystorage; File Size209KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT70V27L35PFI Overview

32K X 16 DUAL-PORT SRAM, 35 ns, PQFP100

IDT70V27L35PFI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	100
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	3.6 V
Minimum supply/operating voltage	3 V
Rated supply voltage	3.3 V
maximum access time	35 ns
Processing package description	14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
state	ACTIVE
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	INDUSTRIAL
memory width	16
organize	32K X 16
storage density	524288 deg
operating mode	ASYNCHRONOUS
Number of digits	32768 words
Number of digits	32K
Memory IC type	DUAL-PORT SRAM
serial parallel	PARALLEL

Preview

Download Datasheet

View All

HIGH-SPEED 3.3V

32K x 16 DUAL-PORT

STATIC RAM

IDT70V27S/L

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features:

◆

True Dual-Ported memory cells which allow simultaneous

access of the same memory location

High-speed access

– Commercial: 15/20/25/35/55ns (max.)

– Industrial: 15/20/35ns (max.)

Low-power operation

– IDT70V27S

Active: 500mW (typ.)

Standby: 3.3mW (typ.)

– IDT70V27L

Active: 500mW (typ.)

Standby: 660

W (typ.)

Separate upper-byte and lower-byte control for bus

matching capability

On-chip port arbitration logic

◆

Dual chip enables allow for depth expansion without

external logic

IDT70V27 easily expands data bus width to 32 bits or more

using the Master/Slave select when cascading more than

one device

M/S = V

for

BUSY

output flag on Master,

M/S = V

for

BUSY

input on Slave

Busy and Interrupt Flags

Full on-chip hardware support of semaphore signaling

between ports

Fully asynchronous operation from either port

LVTTL-compatible, single 3.3V (±0.3V) power supply

Available in 100-pin Thin Quad Flatpack (TQFP)

Industrial temperature range (-40°C to +85°C) is available

for selected speeds

Green parts available, see ordering information

Functional Block Diagram

R/W

I/O

8-15L

I/O

0-7L

BUSY

(1,2)

I/O

Control

I/O

Control

I/O

8-15R

I/O

0-7R

BUSY

(1,2)

14L

Address

Decoder

14L

32Kx16

MEMORY

ARRAY

70V27

Address

Decoder

14R

ARBITRATION

INTERRUPT

SEMAPHORE

LOGIC

14R

SEM

INT

(2)

SEM

(2)

INT

3603 drw 01

NOTES:

BUSY

is an input as a Slave (M/S=V

) and an output as a Master (M/S=V

BUSY

and

INT

are non-tri-state totem-pole outputs (push-pull).

JULY 2018

DSC 3603/16

6.01

2018

Recommended Resources

Zero-crossing trigger circuit diagram based on thyristor

Voltage servo motor and control circuit

Bathroom exhaust fan automatic control circuit

via multifunctional alarm and timer (555) circuit

Base bootstrap circuit analysis (b)

Home one-way telephone

Be grateful and never forget your original intention—we are giving away books on Thanksgiving!: [align=left][font=微软雅黑][size=3][color=#000000] When you discuss technology in forums and help others answer questions, have you ever encountered problems that you don’t understand? Some of your answer...; eric_wang Talking

Can connecting multiple full-wave voltage doubler circuits in parallel increase the voltage?: As shown in Figure 1, can this full-wave voltage doubler circuit be connected in parallel to increase the voltage? [img]https://bbs.eeworld.com.cn/ajaximage.php?aid=136245&size=300x300&key=5e9f3d90d3f...; 背着氧气的鱼 Power technology

micro:bit day 2——demo code writing and downloading: [i=s]This post was last edited by mzb2012 on 2017-7-23 23:26[/i] [size=4][color=Black]This content is originally created by mzb2012, a user on the EEWORLD forum. If you want to reprint or use it for c...; mzb2012 DIY/Open Source Hardware

AD does not understand: 1. Set several channel control registers, set sampling channels and reference voltage, ADC12MCTLx, and add EOS to the last channel. 2. The first address CSTARTADD of the sequence channel conversion co...; 新意的人 Microcontroller MCU

Classic data on efficient switching power supply design: [color=#000][font=Helvetica, Arial, sans-serif]I'm new here, I'll contribute some information and earn some coins, I hope it will be helpful to everyone[/font][/color]...; 琉璃珠 Analog electronics

mips linux PCI boot: I remember there was a project called mips rc32434, which connected the four DSPs below through a PCI bridge. But for some reason, the Linux running on the mips always recognized the DSP order of 1, 2...; 274960319 Linux and Android

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components