10M16SCU169I7G datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> 10M16SCU169I7G

10M16SCU169I7G: DescriptionIC FPGA 130 I/O 169UBGA; Categorysemiconductor Programmable logic devices; File Size577KB，69 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

10M16SCU169I7G Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	10M16SCU169I7G	-	-	View	Buy Now

10M16SCU169I7G Overview

IC FPGA 130 I/O 169UBGA

10M16SCU169I7G Parametric

Parameter Name	Attribute value
Number of LABs/CLBs	1000
Number of logic elements/units	16000
Total RAM bits	562176
Number of I/Os	130
Voltage - Power	2.85 V ~ 3.465 V
Installation type	surface mount
Operating temperature	-40°C ~ 100°C（TJ）
Package/casing	169-LFBGA
Supplier device packaging	169-UBGA（11x11）

Preview

Download Datasheet

View All

Intel

MAX

10 Clocking and PLL

User Guide

Updated for Intel

Quartus

Prime Design Suite:

18.0

Send Feedback

UG-M10CLKPLL | 2018.06.15

Latest document on the web:

PDF

HTML

Contents

1. Intel

MAX

10 Clocking and PLL Overview................................................................... 4

1.1. Clock Networks Overview........................................................................................4

1.2. Internal Oscillator Overview.................................................................................... 4

1.3. PLLs Overview.......................................................................................................4

2. Intel MAX 10 Clocking and PLL Architecture and Features.............................................. 6

2.1. Clock Networks Architecture and Features................................................................6

2.1.1. Global Clock Networks................................................................................6

2.1.2. Clock Pins Introduction............................................................................... 6

2.1.3. Clock Resources........................................................................................ 7

2.1.4. Global Clock Network Sources..................................................................... 7

2.1.5. Global Clock Control Block.......................................................................... 9

2.1.6. Global Clock Network Power Down............................................................. 11

2.1.7. Clock Enable Signals................................................................................ 12

2.2. Internal Oscillator Architecture and Features........................................................... 13

2.3. PLLs Architecture and Features............................................................................. 13

2.3.1. PLL Architecture.......................................................................................13

2.3.2. PLL Features........................................................................................... 15

2.3.3. PLL Locations.......................................................................................... 15

2.3.4. Clock Pin to PLL Connections..................................................................... 17

2.3.5. PLL Counter to GCLK Connections.............................................................. 17

2.3.6. PLL Control Signals.................................................................................. 18

2.3.7. Clock Feedback Modes.............................................................................. 19

2.3.8. PLL External Clock Output......................................................................... 23

2.3.9. ADC Clock Input from PLL......................................................................... 24

2.3.10. Spread-Spectrum Clocking...................................................................... 24

2.3.11. PLL Programmable Parameters................................................................. 24

2.3.12. Clock Switchover....................................................................................27

2.3.13. PLL Cascading........................................................................................31

2.3.14. PLL Reconfiguration................................................................................ 32

3. Intel MAX 10 Clocking and PLL Design Considerations.................................................. 34

3.1. Clock Networks Design Considerations.................................................................... 34

3.1.1. Guideline: Clock Enable Signals................................................................. 34

3.1.2. Guideline: Connectivity Restrictions............................................................ 34

3.2. Internal Oscillator Design Considerations................................................................ 34

3.2.1. Guideline: Connectivity Restrictions............................................................ 34

3.3. PLLs Design Considerations................................................................................... 35

3.3.1. Guideline: PLL Control Signals................................................................... 35

3.3.2. Guideline: Connectivity Restrictions............................................................ 35

3.3.3. Guideline: Self-Reset................................................................................ 35

3.3.4. Guideline: Output Clocks...........................................................................36

3.3.5. Guideline: PLL Cascading.......................................................................... 36

3.3.6. Guideline: Clock Switchover...................................................................... 37

3.3.7. Guideline: .mif Streaming in PLL Reconfiguration..........................................38

3.3.8. Guideline: scandone Signal for PLL Reconfiguration...................................... 38

Intel

MAX

10 Clocking and PLL User Guide

Contents

4. Intel MAX 10 Clocking and PLL Implementation Guides................................................ 39

4.1. ALTCLKCTRL Intel FPGA IP Core............................................................................. 39

4.2. ALTPLL Intel FPGA IP Core.....................................................................................39

4.2.1. Expanding the PLL Lock Range...................................................................40

4.2.2. Programmable Bandwidth with Advanced Parameters....................................41

4.2.3. PLL Dynamic Reconfiguration Implementation.............................................. 42

4.2.4. Dynamic Phase Configuration Implementation............................................. 46

4.3. ALTPLL_RECONFIG Intel FPGA IP Core.................................................................... 49

4.3.1. Obtaining the Resource Utilization Report................................................... 49

4.4. Internal Oscillator Intel FPGA IP Core..................................................................... 50

5. ALTCLKCTRL Intel FPGA IP Core References................................................................ 51

5.1. ALTCLKCTRL IP Core Parameters............................................................................ 51

5.2. ALTCLKCTRL IP Core Ports and Signals....................................................................52

6. ALTPLL Intel FPGA IP Core References......................................................................... 53

6.1. ALTPLL IP Core Parameters....................................................................................53

6.1.1. Operation Modes Parameter Settings.......................................................... 53

6.1.2. PLL Control Signals Parameter Settings....................................................... 53

6.1.3. Programmable Bandwidth Parameter Settings.............................................. 54

6.1.4. Clock Switchover Parameter Settings.......................................................... 54

6.1.5. PLL Dynamic Reconfiguration Parameter Settings......................................... 55

6.1.6. Dynamic Phase Configuration Parameter Settings......................................... 55

6.1.7. Output Clocks Parameter Settings.............................................................. 56

6.2. ALTPLL IP Core Ports and Signals........................................................................... 57

7. ALTPLL_RECONFIG Intel FPGA IP Core References...................................................... 60

7.1. ALTPLL_RECONFIG IP Core Parameters................................................................... 60

7.2. ALTPLL_RECONFIG IP Core Ports and Signals........................................................... 61

7.3. ALTPLL_RECONFIG IP Core Counter Settings............................................................63

8. Internal Oscillator Intel FPGA IP Core References........................................................ 66

8.1. Internal Oscillator IP Core Parameters.................................................................... 66

8.2. Internal Oscillator IP Core Ports and Signals............................................................ 66

9. Intel MAX 10 Clocking and PLL User Guide Archives..................................................... 67

10. Document Revision History for the Intel MAX 10 Clocking and PLL User Guide........... 68

Intel

MAX

10 Clocking and PLL User Guide

Recommended Resources

socket wiring circuit

Motor drive circuit using two N-channel FRTs

Black light wiring method wiring

CNC machine tool operation application circuit

DM60l 8／DM6018C／DM6018F type 3 1/2 digit digital multimeter circuit

The inverter is a half-bridge switching circuit diagram

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components