EEWORLDEEWORLDEEWORLD

Part Number

Search

SSW-132-22-F-D-VS-016-K

Description
.025 SOCKET STRIPS
CategoryThe connector   
File Size300KB,4 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

SSW-132-22-F-D-VS-016-K Overview

.025 SOCKET STRIPS

SSW-132-22-F-D-VS-016-K Parametric

Parameter NameAttribute value
Connector typesocket
Contact typeForked
styleBoard to Board or Cable
Number of pins64
Number of pins loaded53
Spacing - Mating0.100"(2.54mm)
Number of rows2
Line spacing - patching0.100"(2.54mm)
Installation typesurface mount
Terminationwelding
Fastening typepush-pull
Contact surface treatment - matinggold
Contact Surface Treatment Thickness - Mating3.00µin(0.076µm)
Insulation colorblack
Insulation height0.335"(8.51mm)
Contact length - terminal-
Operating temperature-55°C ~ 125°C
Material flammability ratingUL94 V-0
Contact Surface Preparation - Columntin
Joint stack height-
Intrusion protection-
characteristicPick and place
Rated current5.7A/contact
Rated voltage-
application-
Insulation MaterialsLiquid Crystal Polymer (LCP)
Contact shapeSquare
Contact materialPhosphor bronze
Contact Surface Treatment Thickness - Column-
REVISION AZ
DO NOT
SCALE FROM
THIS PRINT
SSW-1XX-22-XXX-X-VS-XX-X-XX
((NO OF POS X .10 [2.5]) + .02 [0.5]
(SEE NOTE 12)
.060 1.52 REF
02
.095 2.41
REF
No OF POSITIONS
-02 THRU -50
LEAD STYLE
-22 (USE C-17-02-X)
PLATING SPECIFICATIONS
-G: GOLD, 20µ" Au / 50µ" Ni MIN ON CONTACT,
3µ" AU / 50µ" Ni MIN ON TAIL
-S: SELECTIVE, 30µ" Au / 50µ" Ni MIN ON CONTACT, MATTE TIN TAIL
-H: HEAVY GOLD 30µ" Au / 50µ" Ni MIN
ON CONTACT, 3µ" Au / 50µ" Ni MIN ON TAIL
-F: FLASH SELECTIVE, 3µ" Au / 50µ" Ni MIN ON CONTACT, MATTE TIN TAIL
-STL: SELECTIVE, 30µ" Au / 50µ" Ni MIN
ON CONTACT AREA, TIN /LEAD (90/10 +/-5%) TAIL
-SM: SELECTIVE, 30µ" Au / 50µ" Ni MIN ON CONTACT, MATTE TIN TAIL
-FM: FLASH SELECTIVE, 3µ" Au / 50µ" Ni MIN ON CONTACT,
MATTE TIN TAIL (-VS OPTION ONLY)
-L: LIGHT SELECTIVE, 10µ" Au / 50µ" Ni MIN
ON CONTACT AREA, MATTE TIN TAIL
OPTION
-TR: TAPE & REEL
(AVAILABLE FOR POSITIONS -02
THRU -28, -VS OPTION ONLY
OPTION
-P: PICK AND PLACE (5 POS MIN)
(SEE FIG 5, SHT 3)
(USE LMP-02 FOR -D OPTION)
(USE PPP-12 FOR -S OPTION)
-K: PAD (3 POS MIN)
(SEE FIG 6, SHT 3)
-N: NOTCH (SEE FIG 7, SHT 4, POSITIONS 05, 07,
08, 10, 12, 13, 15, 17, 20, 25, 32, 36 ONLY)
(ONLY AVAILABLE IN -D ROW, -VS OPTION)
(USE NSW-XX-D-N-XX BODY, SEE TABLE 2)
(NOT AVAILABLE WITH THE -P OPTION)
POLARIZING OPTION
INDICATE POS (SEE FIG 4, SHT 2)
(NOT AVAILABLE FOR ALL POSITIONS
ON SINGLE ROW WITH (-P) OPTION)
(SEE FIG 8, SHT 2)
OPTION
-VS: VERTICAL SURFACE MOUNT (SEE FIG 1)
01
03
-S: SINGLE ROW
04 02
.195 4.95 REF
BODY SPECIFICATION
-S: SINGLE (USE SSW-XX-S, SEE FIG 1)
-D: DOUBLE (USE SSW-XX-D, SEE FIG 1)
-T: TRIPLE (USE SSW-XX-T, SEE FIG 2 & 3)
03 01
-D: DOUBLE ROW
-VS: VERTICAL SURFACE MOUNT
FIG 1
.190 4.83
.190 4.83
IN-PROCESS
DOUBLE ROW
C
90.0°
+3°
- 2°
.335 8.51 REF
C
.004 [0.10]
.05 1.27
(SEE NOTE 9)
C
L
R .025 [.64] (TYP)
C
.004 [0.10]
.203±.010 5.16±0.25
C
L
IN-PROCESS
SINGLE ROW
C
90.0°
+3°
- 2°
R .025 [.64] (TYP)
.031 0.79 x .016 [.41] REF (TYP)
NOTES:
1.
C
REPRESENTS A CONTROL PLAN CRITICAL DIMENSION.
2. MAXIMUM CUT FLASH: .015[.38] WITH NO FLASH BELOW STANDOFFS OR IN CONTACT HOLES.
3. MAXIMUM ALLOWABLE BOW: .003[.08] INCH/INCH.
4. MAXIMUM ALLOWABLE SWAY: 2° EITHER DIRECTION.
5. MAXIMUM ALLOWABLE VARIATION BETWEEN ROWS: .010[.25].
6. "END WALLS" AFTER CUTTING SHOULD BE .020±.003 [.51±.08].
7. SHEAR TAILS TO DIMENSION SHOWN, BURR ALLOWED ON TOP SIDE (MOLD SIDE) TO .005 [.13] MAX
8. POSITIONS -05 THROUGH -50 TO BE PACKAGED INTUBES;
POSITIONS -02 THROUGH -04 TO BE LAYER PACKAGED.
9. MEASURED AT BEND RADIUS, NOT AT END OF PIN.
10. MINIMUM CONTACT PUSHOUT FORCE: 1.5 lbs.
11. POLARIZED CORNER OF PPP-12 IS TO BE ORIENTED TOWARD POSITION 1.
12. SINGLE ROW SURFACE MOUNT PARTS: FOR ODD POSITIONS, LOSE ONE POSITION PER CUT,
FOR EVEN POSITIONS, LOSE TWO POSITIONS PER CUT.
.31 7.87
(SEE NOTE 7)
.05 1.27
(SEE NOTE 9)
-D: DOUBLE ROW
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
DECIMALS
THIS DOCUMENT CONTAINS CONFIDENTIAL AND
PROPRIETARY INFORMATION AND ALL DESIGN,
MANUFACTURING, REPRODUCTION, USE, PATENT RIGHTS
AND SALES RIGHTS ARE EXPRESSLY RESERVED BY SAMTEC,
INC. THIS DOCUMENT SHALL NOT BE DISCLOSED, IN WHOLE
OR PART, TO ANY UNAUTHORIZED PERSON OR ENTITY NOR
REPRODUCED, TRANSFERRED OR INCORPORATED IN ANY
OTHER PROJECT IN ANY MANNER WITHOUT THE EXPRESS
WRITTEN CONSENT OF SAMTEC, INC.
-S: SINGLE ROW
*
PROPRIETARY NOTE
*
.XX: .01 [0.3]
2
.XXX: .005 [0.13]
.XXXX: .0020 [0.051]
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
DWG. NO.
MATERIAL:
INSULATOR: SINGLE & DOUBLE ROW: LCP, UL 94 VO
TRIPLE ROW: PCT, UL 94 VO
COLOR: BLACK
TERMINAL: PHOSPHOR BRONZE
DO NOT SCALE DRAWING
SHEET SCALE: 2:1
.100 [2.54] SURFACE MOUNT ASSEMBLY
SSW-1XX-22-XXX-X-VS-XX-X-XX
SHEET
1
OF
4
F:\DWG\MISC\MKTG\SSW-1XX-22-XXX-X-VS-XX-X-XX-MKT.SLDDRW
BY:
PLUMMER 01/20/97
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD
LEGO EV3 console system ported to BBB
...
活着的亡灵 DSP and ARM Processors
How to do this question?
In x86 CPU protected mode, design a storage manager that supports three processes to be loaded into memory at the same time. Please use GDT, LDT, TSS... and assembly language or C language to implemen...
raez Embedded System
The evolution history of the world's famous car brand logos - Volkswagen
[b]Volkswagen[/b][b] Volkswagen[/b] Volkswagen's name comes from the German word for "people's car." You wouldn't know from the information on the Volkswagen website that the company's history can be ...
1ying Automotive Electronics
Freescale MCF51JM128 USB host port
Has anyone used Freescale's MCF51JM128 to successfully develop a USB host for data download and storage in a USB storage device? We are developing a car driving recorder for a certain car company, whi...
wo_mig Automotive Electronics
FPGA IO definition and usage
In VHDL language, defining IO means defining the pin as input or output or input and output.The syntax is as follows:A: IN STD_LOGIC; --------------defined as inputB : OUT STD_LOGIC; --------------def...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1076  2277  1421  561  2125  22  46  29  12  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号