HY29F400TG-55I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> HY29F400TG-55I

HY29F400TG-55I: DescriptionFlash, 256KX16, 55ns, PDSO44, PLASTIC, SOP-44; Categorystorage; File Size310KB，40 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric View All

HY29F400TG-55I Overview

Flash, 256KX16, 55ns, PDSO44, PLASTIC, SOP-44

HY29F400TG-55I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	SOIC
package instruction	PLASTIC, SOP-44
Contacts	44
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
Maximum access time	55 ns
Other features	CONFIGURABLE AS 256K X 16; 100000 PROGRAM/ERASE CYCLES
Spare memory width	8
startup block	TOP
command user interface	YES
Data polling	YES
Durability	100000 Write/Erase Cycles
JESD-30 code	R-PDSO-G44
JESD-609 code	e0
length	28.2 mm
memory density	4194304 bit
Memory IC Type	FLASH
memory width	16
Number of functions	1
Number of departments/size	1,2,1,7
Number of terminals	44
word count	262144 words
character code	256000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX16
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP44,.63
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	PARALLEL
power supply	5 V
Programming voltage	5 V
Certification status	Not Qualified
ready/busy	YES
Maximum seat height	2.8 mm
Department size	16K,8K,32K,64K
Maximum standby current	0.00002 A
Maximum slew rate	0.06 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
switch bit	YES
type	NOR TYPE
width	13.3 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HY29F400

4 Megabit (512Kx8/256Kx16), 5 Volt-only, Flash Memory

KEY FEATURES

5 Volt Read, Program, and Erase

– Minimizes system-level power requirements

High Performance

– Access times as fast as 45 ns

Low Power Consumption

– 20 mA typical active read current in byte

mode, 28 mA typical in word mode

– 30 mA typical program/erase current

– 5 µA maximum CMOS standby current

Compatible with JEDEC Standards

– Package, pinout and command-set

compatible with the single-supply Flash

device standard

– Provides superior inadvertent write

protection

Sector Erase Architecture

– Boot sector architecture with top and

bottom boot block options available

– One 16 Kbyte, two 8 Kbyte, one 32 Kbyte

and seven 64 Kbyte sectors in byte mode

– One 8 Kword, two 4 Kword, one 16 Kword

and seven 32 Kword sectors in word mode

– A command can erase any combination of

sectors

– Supports full chip erase

Erase Suspend/Resume

– Temporarily suspends a sector erase

operation to allow data to be read from, or

programmed into, any sector not being

erased

GENERAL DESCRIPTION

The HY29F400 is a 4 Megabit, 5 volt only CMOS

Flash memory organized as 524,288 (512K) bytes

or 262,144 (256K) words. The device is offered in

industry-standard 44-pin PSOP and 48-pin TSOP

packages.

The HY29F400 can be programmed and erased

in-system with a single 5-volt V

supply. Inter-

nally generated and regulated voltages are pro-

vided for program and erase operations, so that

the device does not require a high voltage power

supply to perform those functions. The device can

also be programmed in standard EPROM pro-

grammers. Access times as fast as 55ns over the

full operating voltage range of 5.0 volts ± 10% are

offered for timing compatibility with the zero wait

state requirements of high speed microprocessors.

Revision 5.0, January 2000

Sector Protection

– Any combination of sectors may be

locked to prevent program or erase

operations within those sectors

Temporary Sector Unprotect

– Allows changes in locked sectors

(requires high voltage on RESET# pin)

Internal Erase Algorithm

– Automatically erases a sector, any

combination of sectors, or the entire chip

Internal Programming Algorithm

– Automatically programs and verifies data

at a specified address

Fast Program and Erase Times

– Byte programming time: 7 µs typical

– Sector erase time: 1.0 sec typical

– Chip erase time: 11 sec typical

Data# Polling and Toggle Status Bits

– Provide software confirmation of

completion of program or erase

operations

Ready/Busy# Output (RY/BY#)

– Provides hardware confirmation of

completion of program and erase

operations

100,000 Program/Erase Cycles Minimum

Space Efficient Packaging

– Available in industry-standard 44-pin

PSOP and 48-pin TSOP and reverse

TSOP packages

LOGIC DIAGRAM

A[17:0]

DQ[7:0]

CE#

OE#

WE#

RESET#

BYTE#

RY/BY#

DQ[14:8]

DQ[15]/A-1

Recommended Resources

What is the Super Safeway Portable Power System?

A homemade infrared automatic door controller circuit diagram

New fast charging I start 2 charging detection circuit

PT2275 (universal) infrared remote control decoding circuit

Output voltage fixed circuit diagram

Simple antenna amplifier

[ESP32-Audio-Kit Audio Development Board Review] 2. Download Audio Firmware: This week I downloaded the FLASH software from the official website. I also downloaded the firmware for the audio development board. https://docs.ai-thinker.com/esp32-audio-kit-factory-bin There are t...; ddllxxrr RF/Wirelessly

【SensorTag】 Data collection & comprehensive understanding: [i=s]This post was last edited by yueyuanque on 2014-3-14 15:22[/i] [font=宋体][size=3][color=#000000]There is an English article "SensorTag User Guide" on Ti's Texas Instruments Wiki[/color][/size][/fo...; yueyuanque Wireless Connectivity

Common power and common ground issues: I have been learning about solar charging and discharging recently, and I am going to make a controller to connect solar cells and batteries. After checking some information, I have a general idea of ...; YaoYuan815 DSP and ARM Processors

FPGA preliminary serial port simulation (simulation diagram attached): For a relatively small program, we can check our design by observing the simulation waveform, but when the program is a little more complicated, facing the simulation waveform, we sometimes get dazzle...; xiaoxin1 FPGA/CPLD

Transformer knowledge, principles and manufacturing process: Transformer classic article, from Cangqiong Electronics Network. Contains an overview of transformers, the principle of transformers, transformer material introduction, transformer manufacturing proce...; fighting Analog electronics

[Construction Monitoring and Security System] 7. Kaluga Test TCP Client: Since the Kaluga board uses ESP32S2 as the main controller, it is natural to use Wi-Fi. 1. TCP client caseThe examples included in IDF include the tcp client example, namely "..\esp-idf-v4.4\examples\...; sonicfirr DigiKey Technology Zone

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components