EEWORLDEEWORLDEEWORLD

Part Number

Search

591SB156M250DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591SB156M250DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591SB156M250DGR - - View Buy Now

591SB156M250DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591SB156M250DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Unable to download
When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...
baiyun555 Microcontroller MCU
Design of USB virtual serial port in embedded system
In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...
huhgu Embedded System
Help: AGC automatic gain control (please help check if this circuit diagram is correct)
Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...
绿茶 Analog electronics
[Reprint] Processing of inout signals in Verilog
Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...
ming1005 FPGA/CPLD
Does the MAX V series CPLD support PLL?
Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...
kimi170 FPGA/CPLD
Circuit principle of constant current charging
[Ask if you don't understand] As shown in the figure below, the top VCC is an output of the secondary side of the transformer, which indicates that the op amp U1A is in overvoltage shutdown mode, and ...
shaorc Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 677  940  1384  1706  281  14  19  28  35  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号