EEWORLDEEWORLDEEWORLD

Part Number

Search

590DB25M0000DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590DB25M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
590DB25M0000DG - - View Buy Now

590DB25M0000DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590DB25M0000DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency25MHz
Functionenable/disable
outputCML
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)110mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
A brief discussion on the “three-dimensional” design of hard waveguide components
By optimizing the varieties and specifications of hard waveguide components commonly used in radar transmission lines and simplifying the design and process documents, the "three modernizations" level...
JasonYoo Embedded System
STC15F2K6S2 completes the communication between the master and the slave stc15w404AS via SPI
I used STC15F2K6S2 to make the host communicate with the slave stc15w404AS through SPI, but the data returned by the slave is blank! I would like to ask for your guidance! [/font][/color] [color=#4444...
jun31 MCU
Is there a picture that introduces the composition and classification of high-frequency switching power supplies?
The key to miniaturization and lightness of electronic devices is the miniaturization of power supply, so it is necessary to reduce the loss in the power supply circuit as much as possible. The adjust...
qwqwqw2088 Power technology
FPGA video display frame synchronization
FPGA video processing, after storing valid data in DDR, how to design the restoration circuit when outputting and displaying? BT.656 format I use TVP5150, and use its AVID and VBLK pins to control the...
jokeboy999 FPGA/CPLD
Software delay: Using different parameters in the for loop will result in a big difference in delay
[color=#000][size=14px][backcolor=rgb(209, 217, 226)][font=Simsun]while(1)[/font][/backcolor][/size][/color] [color=#000][size=14px][backcolor=rgb(209, 217, 226)][font=Simsun]{[/font][/backcolor][/siz...
czx2014 stm32/stm8
Which network components in Platform builder5.0 are related to WIFI?
I want to customize a WINCE5.0 ARMV4I simulator with WIFI function. Which network components should I choose? I bought a wireless network card. How should I configure the simulator so that I can acces...
245016767 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2299  335  1840  1302  1823  47  7  38  27  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号