EEWORLDEEWORLDEEWORLD

Part Number

Search

MSC8144ADS

Description
EVAL BOARD FOR MSC8144
CategoryDevelopment board/suite/development tools   
File Size1MB,80 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric View All

MSC8144ADS Overview

EVAL BOARD FOR MSC8144

MSC8144ADS Parametric

Parameter NameAttribute value
Board typeEvaluation platform
typeDSP
core processorSC3400
operating system-
platform-
Supporting products/related productsMSC8144
Installation typefixed
contentboards, cables, power supplies, accessories
Freescale Semiconductor
Data Sheet
Document Number: MSC8144
Rev. 16, 5/2010
MSC8144
FC-PBGA–783
29 mm
×
29 mm
Quad Core Digital Signal
Processor
• Four StarCore
®
SC3400 DSP subsystems, each with an SC3400
DSP core, 16 Kbyte L1 instruction cache, 32 Kbyte L1 data cache,
memory management unit (MMU), extended programmable
interrupt controller (EPIC), two general-purpose 32-bit timers,
debug and profiling support, and low-power Wait and Stop
processing modes.
• Chip-level arbitration and system (CLASS) that provides full
fabric non-blocking arbitration between the processing elements
and other initiators and the M2 memory, DDR SRAM controller,
device configuration control and status registers, and other
targets.
• 128 Kbyte L2 shared instruction cache.
• 512 Kbyte M2 memory for critical data and temporary data
buffering.
• 10 Mbyte 128-bit wide M3 memory.
• 96 Kbyte boot ROM.
• Three input clocks (shared, global, and differential).
• Four PLLs (system, core, global, and serial RapidIO).
• DDR controller with up to a 200 MHz clock (400 MHz data rate),
16/32 bit data bus, supporting up to 1 Gbyte in up to two banks
and support for DDR1 and DDR2.
• DMA controller with 16 bidirectional channels with up to 1024
buffer descriptors, and programmable priority, buffer, and
multiplexing configuration.
• Up to eight independent TDM modules with programmable word
size (2, 4, 8, or 16-bit), hardware-base A-law/μ-law conversion,
up to 128 Mbps data rate for all channels, with glueless interface
to E1 or T1 framers, and can interface with H-MVIP/H.110
devices, TSI, and codecs such as AC-97.
• QUICC Engine™ technology subsystem with dual RISC
processors, 48 Kbyte multi-master RAM, 48 Kbyte instruction
RAM, supporting three communication controllers with one ATM
and two Gigabit Ethernet interfaces, to offload scheduling tasks
from the DSP cores.
– The two Ethernet controllers support 10/100/1000 Mbps
operations via MII/RMII/SMII/RGMII/SGMII and the SGMII
protocol using a 4-pin SerDes interface at 1000 Mbps data rate
only.
– The ATM controller supports UTOPIA level II 8/16 bits at
25/50 MHz in UTOPIA/POS mode with adaptation layer
support AAL0, AAL2, and AAL5.
PCI designed to comply with the PCI specification revision 2.2 at
33 MHz or 66 MHz with access to all PCI address spaces.
Serial RapidIO® 1x/4x endpoint corresponds to Specification 1.2
of the RapidIO trade association, and supports read, write,
messages, doorbells, and maintenance accesses in inbound mode,
and messages and doorbells in outbound mode.
I/O interrupt concentrator consolidates all chip maskable interrupt
and non-maskable interrupt sources and routes them to
INT_OUT, NMI_OUT, and the cores.
UART that permits full-duplex operation with a bit rate of up to
6.25 Mbps.
Serial peripheral interface (SPI).
Four timer modules, each with four configurable16-bit timers.
Four software watchdog timer (SWT) modules.
Up to 32 general-purpose input/output (GPIO) ports, 16 of which
can be configured as maskable interrupt inputs.
I
2
C interface that allows booting from EEPROM devices.
Eight programmable hardware semaphores.
Thirty two virtual maskable interrupts and one virtual NMI that
can be generated by a simple write access.
Optional booting via serial RapidIO port, PCI, I
2
C, SPI, or
Ethernet interfaces.
Note:
This document supports mask set M31H.
© 2007–2010 Freescale Semiconductor, Inc.
DAC902E msp430
Can anyone give me a program for DAC902E written in 430? Thank you~~...
liuwang Microcontroller MCU
【ufun learning】isp download
I haven't used ISP for many years. I always use JLINK. STLINK is helpful for finding bugs and saving time. However, after using ISP today, I suddenly felt it was very convenient, mainly because I didn...
ddllxxrr Integrated technical exchanges
How to download the 33816 data package?
How to download the 33816 data package?...
坏小孩123 Download Centre
I was ready to join the STM camp, but I didn’t expect to encounter problems as soon as I started working.
I am ready to join the STM camp. I bought a three-in-one development board. I didn't expect to encounter problems as soon as I started working.I used IAR software and selected STLINK debugging. The ch...
peiha stm32/stm8
Discover how to apply the lightning-fast internally compensated ACM topology
Reprinted from: deyisupport Advanced current mode (ACM) with internal compensation is a new control topology developed by TI that can support true fixed frequency modulation and synchronize with inter...
okhxyyo Analogue and Mixed Signal
About USB driver
Is there any expert who can give me some advice? It really won't be too much trouble. I am now writing a USB driver program, and the environment is Windows XP, VC++ and DDK. I bought a book, "Detailed...
apple833 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 285  875  2317  2124  966  6  18  47  43  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号