EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6104D017

Description
CMOS Voltage Detector
File Size525KB,26 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet View All

XC6104D017 Overview

CMOS Voltage Detector

Preliminary
◆CMOS
Voltage Detector
◆Manual
Reset Input
◆Watchdog
Functions
◆Built-in
Delay Circuit
◆Detect
Voltage Range: 1.6~5.0V, ± 2%
◆Reset
Function is Selectable
V
DFL
(Low When Detected)
V
DFH
(High When Detected)
■APPLICATIONS
●Microprocessor
reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■GENERAL
DESCRIPTION
■FEATURES
Detect Voltage Range
Hysteresis Range
: 1.6V ~ 5.0V, +2%
(100mV increments)
: V
DF
x 5%, TYP.
(XC6101~XC6107)
V
DF
x 0.1%, TYP.
(XC6111~XC6117)
: 1.0V ~ 6.0V
The XC6101~XC6107, XC6111~XC6117 series are
groups of high-precision, low current consumption voltage
detectors with manual reset input function and watchdog
functions incorporating CMOS process technology. The
series consist of a reference voltage source, delay circuit,
comparator, and output driver.
With the built-in delay circuit, the XC6101 ~ XC6107,
XC6111 ~ XC6117 series’ ICs do not require any external
components to output signals with release delay time.
Moreover, with the manual reset function, reset can be
asserted at any time. The ICs produce two types of
output; V
DFL
(low when detected) and V
DFH
(high when
detected).
With the XC6101 ~ XC6105, XC6111 ~ XC6115 series’
ICs, the WD pin can be left open if the watchdog function
is not used.
Whenever the watchdog pin is opened, the internal
counter clears before the watchdog timeout occurs.
Since the manual reset pin is internally pulled up to the V
IN
pin voltage level, the ICs can be used with the manual
reset pin left unconnected if the pin is unused.
The detect voltages are internally fixed 1.6V ~ 5.0V in
increments of 100mV, using laser trimming technology.
Six watchdog timeout period settings are available in a
range from 6.25msec to 1.6sec.
Seven release delay time 1 are available in a range from
3.13msec to 1.6sec.
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain,
CMOS
Watchdog Pin
: Watchdog input
If watchdog input maintains
‘H’ or ‘L’ within the watchdog
timeout period, a reset signal
is output to the RESET
output pin
Manual Reset Pin
: When driven ‘H’ to ‘L’ level
signal, the MRB pin voltage
asserts forced reset on the
output pin.
Release Delay Time
: 1.6sec, 400msec, 200msec,
100msec, 50msec, 25msec,
3.13msec (TYP.) can be
selectable.
Watchdog Timeout Period
: 1.6sec, 400msec, 200msec,
100msec, 50msec,
6.25msec (TYP.) can be
selectable.
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC61X1~XC61X5 (2.7V)
30
Supply Current:
 
ISS (µA)
25
20
15
10
5
0
0
1
2
3
4
5
Input Voltage:
 
VIN (V)
6
Ta=-40
Ta=25
Ta=85
* Not necessary with CMOS output products.
* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)
XC6101_07_XC6111_17 ETR0207_009
1/26
How to Design an RTC Circuit
RTC (Real_Time Clock) provides a time reference for the entire electronic system. MCU, MPU, and CPU are inseparable from RTC circuit design. When designing and applying RTC units, delays, timeouts, or...
Jacktang Analogue and Mixed Signal
Recommend a power management chip
The DC power supply and battery need to be managed. When there is no DC, the battery powers the load; when there is DC, the DC needs to charge the load and the battery....
zhaojun_xf Power technology
Xunwei IMX6 development board QT system Sqlite3 transplantation and use
This chapter introduces how to port sqlite3 to the ARM development board and operate sqlite3 in C language on the development board. The relevant supporting materials are in the online disk "iTOP-i.MX...
遥寄山川 ARM Technology
MOS tube drive problem
Recently, due to work needs, I converted a 100V DC into a PWM high-frequency signal, referring to the drivers and some circuits on the Internet. Finally, the circuit was built according to the figure ...
jishuaihu Power technology
FPGA controlled Gigabit Ethernet port
I use FPGA to control the Gigabit Ethernet port and directly communicate with the PC, which also has a Gigabit Ethernet card. The FPGA and PC can communicate normally, but the network usage rate in th...
全部都是泡馍 FPGA/CPLD
Impedance matching problem between overhead lines and cables
Does anyone know how to solve the signal attenuation problem when converting overhead line signals to cable line signals, impedance matching or something else?...
刘木木 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2688  220  950  1520  1271  55  5  20  31  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号