EEWORLDEEWORLDEEWORLD

Part Number

Search

XC3S5000-5TQG144C

Description
FPGA, 192 CLBS, 50000 GATES, 630 MHz, PQFP100
CategoryProgrammable logic devices    Programmable logic   
File Size2MB,198 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Environmental Compliance
Download Datasheet Parametric View All

XC3S5000-5TQG144C Overview

FPGA, 192 CLBS, 50000 GATES, 630 MHz, PQFP100

XC3S5000-5TQG144C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerXILINX
Parts packaging codeQFP
package instructionLEAD FREE, TQFP-144
Contacts144
Reach Compliance Codecompliant
JESD-30 codeS-PQFP-G144
JESD-609 codee3
length20 mm
Humidity sensitivity level3
Configurable number of logic blocks192
Equivalent number of gates50000
Number of terminals144
Maximum operating temperature85 °C
Minimum operating temperature
organize192 CLBS, 50000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
Temperature levelOTHER
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width20 mm
0
R
Spartan-3 FPGA Family:
Complete Data Sheet
0
0
DS099 January 17, 2005
This document includes all four modules of the Spartan™-3 FPGA data sheet.
Module 1:
Introduction and Ordering Information
DS099-1 (v1.4) January 17, 2005
6 pages
Introduction
Features
Architectural Overview
Product Availability
User I/O Chart
Ordering Information
Module 3:
DC and Switching Characteristics
DS099-3 (v1.5) December 17, 2004
39 pages
DC Electrical Characteristics
- Absolute Maximum Ratings
- Supply Voltage Specifications
- Recommended Operating Conditions
- DC Characteristics
Switching Characteristics
- I/O Timing
- Internal Logic Timing
- DCM Timing
- Configuration and JTAG Timing
Module 2:
Functional Description
DS099-2 (v1.3) August 24, 2004
40 pages
IOBs
- IOB Overview
- SelectIO™ Signal Standards
CLB Overview
Block RAM
Dedicated Multipliers
Digital Clock Manager (DCM)
- Clock Network
Configuration
Module 4:
Pinout Descriptions
DS099-4 (v1.6) January 17, 2005
112 pages
Pin Descriptions
- Pin Behavior During Configuration
Package Overview
Pinout Tables
- Footprints
IMPORTANT NOTE:
The Spartan-3 FPGA data sheet is created and published in separate modules. This complete version
is provided for easy downloading and searching of the complete document. Page, figure, and table numbers begin at 1 for
each module, and each module has its own Revision History at the end. Use the PDF "Bookmarks" for easy navigation in
this volume.
© 2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS099 January 17, 2005
www.xilinx.com
Help, sduc841 uses 74HC244 to expand the IO port. How to read the data?
I am using aduc841 microcontroller, which is based on 51 core. In order to expand the IO port, I connected a 74HC244 to the P0 port, and then connected a dip switch. The two enable terminals of 74HC24...
wb1985432 Embedded System
Repost: As an engineer, we feel sad and helpless
Speechless, I can only say: If you choose to be an engineer, you have to accept this reality. Whenever I see old engineers who have worked for seven, eight, or even ten years come for interviews or jo...
暮鼓晨钟 Talking about work
Why do we need to add resistors on LCD data lines?
As title...
zpfst Embedded System
Welcome yulzhu to become the moderator of the analog circuit section~~
Hehe SimonPrince, my task is completed~~~~ Give some applause~~~~~ Welcome yulzhu to join us and build the simulation section together~~~ His blog: [url=https://home.eeworld.com.cn/my/space.php?uid=17...
soso Analog electronics
What does it mean to add a $ before the interrupt vector address?
I was reading the Atmega32 data sheet these days, and I found that the interrupt address in the interrupt vector table is preceded by a $. What does that mean? Does it mean 0X or an offset?...
爱好汽车电子 MCU
Using MSP430F4270 to implement digital temperature tester
[color=#333333]Using MSP430F4270 to implement a digital temperature tester[/color] [color=#333333][/color] [color=#333333] [/color] [color=#333333][/color]...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1411  1418  2461  2575  2606  29  50  52  53  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号