EEWORLDEEWORLDEEWORLD

Part Number

Search

XC25BS5107Mx

Description
CMOS Low Power Consumption
File Size493KB,9 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet Compare View All

XC25BS5107Mx Overview

CMOS Low Power Consumption

◆CMOS
Low Power Consumption
◆Input
Frequency
: 12kHz to 35MHz
◆Divider
Ratio
: 1, 3~2047 Divisions
(Laser Trimming)
◆Multiplier
Ratio
:
6~2047 Multiplications
(Laser Trimming)
◆Comparative
Frequency : 12kHz~500kHz
◆Output
Frequency
: 3MHz ~30MHz
■APPLICATIONS
●Crystal
oscillation modules
●Personal
computers
●PDAs
●Portable
audio systems
●Various
system clocks
■GENERAL
DESCRIPTION
The XC25BS5 series are high frequency, low power
consumption PLL clock generator ICs with divider circuit &
multiplier PLL circuit.
Laser trimming gives the option of being able to select from
divider ratios (M) of 1,3 to 2047 and multiplier ratios (N) of 6
to 2047.
Output frequency (Q0) is equal to reference oscillation
(fCLKin) multiplied by N/M, within a range of 3MHz to 30MHz.
Q1 output is selectable from input reference frequency (f0),
input reference frequency/2 (f0/2), ground (GND), and
comparative frequency (f0/M). Further, comparative
frequencies, within a range of 12KHz to 500KHz, can be
obtained by dividing the reference oscillation. By halting
operation via the CE pin, consumption current can be
controlled and output will be one of high-impedance.
■FEATURES
Output Frequency
: 3MHz ~ 30MHz (Q0=fCLKin×N/M)
Reference Oscillation (fCLKin)
: 12kHz ~ 35MHz
Divider Ratio (M)
:
Selectable from divisions of 1, 3~2047
Multiplier Ratio (N)
:
Selectable from multiplications of 6~2047
Output
: 3-State
Q1
output selectable from input reference
oscillation, input reference oscillation/2,
GND, comparative frequency.
Operating Voltage Range
: 2.97V ~ 5.5V
Low Power Consumption
: CMOS (stand-by function included)*1
Ultra Small Package:
SOT-26, USP-6B
*1 High output impedance during standby
■PIN
CONFIGURATION
Q
1
6
V
DD
5
CLK
in
4
SOT-26
(TOP VIEW)
USP-6B
(BOTTOM VIEW)
*The dissipation pad for the USP-6B package
should be solder-plated in recommended mount
pattern and metal masking so as to enhance
mounting strength and heat release.
If the pad needs to be connected to other pins,
it should be connected to the V
DD
pin.
■PIN
ASSIGNMENT
1 Q0
2 V
SS
3 CE
PIN NUMBER
SOT-26 USP-6B
1
3
2
2
3
1
4
5
6
6
5
4
PIN
NAME
CE
V
SS
Q
0
Q
1
V
DD
CLKin
FUNCTION
Chip Enable
GND
PLL Output
Reference Oscillation,
Reference Oscillation/2,
GND, or Comparative
Frequency Output
Power Supply
Reference Clock Input
■FUNCTION
LIST
●CE,
Q0/Q1 Pin Function
CE
"H"
"L"
Open
FUNCTION
Q0, Q1 Clock Output
Stand-by. Output Pin = High Impedance
Stand-by. Output Pin = High Impedance
(V
SS
Pin Pull-Down Due to IC's Internal Resistor)
"H" = High level
"L" = Low level
XC25BS5 ETR1502_002
1/9

XC25BS5107Mx Related Products

XC25BS5107Mx XC25BS5007Dx XC25BS5S01Dx XC25BS5_1 XC25BS5SxxDx XC25BS50xxDx XC25BS51xxMx
Description CMOS Low Power Consumption CMOS Low Power Consumption CMOS Low Power Consumption CMOS Low Power Consumption CMOS Low Power Consumption CMOS Low Power Consumption CMOS Low Power Consumption
Wince interrupt driver problem (reply to get a reward).
The development environment uses vs2005+wince6.0 to compile, and the following information is prompted. What's the reason? Is the header file not added? I have been looking for it for a long time but ...
Roycallus Embedded System
Qualcomm neuromorphic chip, take a look
First, let's take a look at the two pictures. For details, click here. It's very clear....
nmg Embedded System
TI MSP430 Data Summary
MSP430 Technical Data/Training - MSP430 FAQ: http://www.deyisupport.com/question_answer/f/55/t/232.aspx - TI Official MSP430 LaunchPad Lecture Hall: http://www.deyisupport.com/question_answer/f/55/t/6...
wghmycl1985 TI Technology Forum
Du Yang's Microcontroller Production Album
Very classic and basic....
tyxjl MCU
Verilog buzzer code
[i=s]This post was last edited by holmes94 on 2014-3-20 00:27[/i] I am a beginner in FPGA and I am trying to write a buzzer with timing function. But I can't write the reset signal well. :surrender: F...
holmes94 FPGA/CPLD
Weekly highlights: 2016.11.28-2016.12.4
Woke up early in the morning and it's Monday again~~ Good morning everyone~~ It's time for our weekly review~ Let's take a look at the wonderful posts from last week~ [size=4][color=#ff0000][b]Recomme...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 550  2549  1735  405  332  12  52  35  9  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号