EEWORLDEEWORLDEEWORLD

Part Number

Search

554AA000127DG

Description
VCXO; DIFF/SE; QUAD FREQ; 10-141
CategoryPassive components   
File Size481KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

554AA000127DG Online Shopping

Suppliers Part Number Price MOQ In stock  
554AA000127DG - - View Buy Now

554AA000127DG Overview

VCXO; DIFF/SE; QUAD FREQ; 10-141

554AA000127DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 1155.52MHz, 161.8098MHz, 165.046MHz, 167.33165MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si554
R
EVISION
D
Q
UAD
F
R E Q U E N C Y
V
O L TAG E
- C
O N T R O L L E D
C
RYSTAL
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN / WAN
Ordering Information:
Low jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si554 quad-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory-programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
FS[1]
7
V
C
1
2
3
8
FS[0]
6
5
4
V
DD
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
FS1
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
FS0
ADC
V
c
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si554
Systemd and sysVinit color version comparison table
[align=left][color=rgb(0, 0, 0)][font=Tahoma, Helvetica, SimSun, sans-serif][b]systemd[/b] is a new type of init system "Translator's note: Every operating system has a startup program, and Linux init...
chenzhufly Linux and Android
NUCLEO_G431RB Review - RTC Real-time Clock
The real-time clock (RTC) is a module independent of the main function, used for timing functions related to calendar time. In the past, there were special chips such as DS1302. Now, due to the improv...
bigbat stm32/stm8
Easy Power Games
This is a simple game. As long as you are careful and serious, you can gain something. Use the game to convey simple common sense. The creativity is endless. Continue to learn and gain endless rewards...
loosen Microcontroller MCU
【New Year's Taste Competition】+ Spring Festival Customs
[i=s]This post was last edited by lehuijie on 2019-2-19 22:47[/i] Today is the 15th day of the first lunar month, and it is also the last day of our Spring Festival. This photo shows the making of whi...
lehuijie Talking
About 9B92 EPI configuration problem
Hey guys, when I was debugging 9B92 recently, I needed to use dual chip select to write SDRAM, but after configuration, when I wrote data to its address, the oscilloscope found that the chip select co...
yd06021623 Microcontroller MCU
DDR2
What functions should be included in the DDR2 controller IP design?...
wall_e FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2711  620  723  2042  105  55  13  15  42  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号