EEWORLDEEWORLDEEWORLD

Part Number

Search

ATDM2180SN

Description
INTEGRAPH SCHEM SYNTH/SIM LIBRA
CategoryDevelopment board/suite/development tools   
File Size52KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

ATDM2180SN Overview

INTEGRAPH SCHEM SYNTH/SIM LIBRA

ATDM2180SN Parametric

Parameter NameAttribute value
typeIntegrated Development Environment (IDE)
application-
Version-
License length-
License - User Details-
operating system-
Supporting products/related products-
Media distribution type-
FPGA Overview
Features
Support for Industry Standard PC and Workstation CAE tools
Combination Schematic, VHLD, PLD design entry
Macro Library of Over 200 Hard/Soft Functions
Automatic Macro Generators Generate Physical Layout
Floor Planning Capability
Automatic Place and Route
Interactive Layout Editing
Advanced Timing Analysis
100% logical path coverage
No user-vector generation
Displays set-up/hold violations & speed critical paths
Full Back-Annotation for Functional & Timing Simulation
Graphical User Interface
Unified Design Database
Description
Atmel’s Integrated Development System lets designers create fast, predictable de-
signs with AT6000 Series FPGAs.
Available for use on 486/Pentium, Sun Sparc, or HP workstation-based computers,
the Integrated Development System combines industry-standard software for design
entry and simulation with Atmel’s proprietary software for component generation,
automatic and interactive placement and routing, timing analysis, and bit stream gen-
eration.
The Integrated Development System design flow is shown below. Pre-layout modules
verify design logic, place and route modules implement the design, and post-layout
modules reflect the design as it actually appears in silicon.
A Design Manager provides push-button access to each step in the flow. The Design
Manager’s simple user interface streamlines the design flow as it creates a seamless
design environment. Design data is stored in a unified database that eliminates the
need for data re-entry and translation.
The Integrated Development System Physical Design System includes a prototype kit
and Viewlogic PRO Series (PC) or PowerView (Sun) macro libraries. Viewlogic timing
and functional simulation is optional. Mentor, Verilog, Synopsys, Cadence, and Exem-
plar library/interface packages are also available.
AT6000 FPGA
Integrated
Development
System
Overview
Integrated Development System
FPGA Integrated Development
System Overview
0438B
4-25

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1117  691  1443  1650  105  23  14  30  34  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号