EEWORLDEEWORLDEEWORLD

Part Number

Search

150-50TCGF

Description
FLANGED TERMINATION THICK FILM 5
CategoryWireless rf/communication    Radio frequency and microwave   
File Size295KB,2 Pages
ManufacturerAnaren
Websitehttp://www.anaren.com/
Download Datasheet Parametric View All

150-50TCGF Online Shopping

Suppliers Part Number Price MOQ In stock  
150-50TCGF - - View Buy Now

150-50TCGF Overview

FLANGED TERMINATION THICK FILM 5

150-50TCGF Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
Is SamacsysN
Characteristic impedance50 Ω
structureMODULE
Maximum input power (CW)51.76 dBm
Maximum operating frequency2000 MHz
Minimum operating frequency
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
RF/Microwave Device TypesRF/MICROWAVE TERMINATION
Terminal surfaceNICKEL
Maximum voltage standing wave ratio1.3
Base Number Matches1
Model 150-50TCGF
Flanged Termination
150 Watts, 50
General Specifications
Resistive Element
Substrate
Cover
Mounting flange
Leads
Thick film
Beryllium oxide ceramic
Alumina Ceramic
Copper, nickel plated per QQ-N-290
99% pure silver (.005” thick)
Features:
DC –2.0 GHz
150 Watts
BeO Ceramic
Non-Nichrome Resistive
Element
Low VSWR
100% Tested
Electrical Specifications
Resistance Range:
Frequency Range;
Power:
VSWR
50 ohms, ± 5%
DC – 2.0 GHz
150 Watts
1.10:1 DC – 1.0 GHz
1.30:1 DC – 2.0 GHz
Note:
Tolerance is
±0.010”,
unless otherwise specified. Designed to meet of
exceed applicable portions of MIL-E-5400. Operating temperature is -55ºC to
150ºC (see chart for derating temperatures).
All dimensions in inches.
Specifications subject to change with out notice.
Outline Drawing
150-50TCGF (097) Rev B
Available on Tape
and Reel For Pick and
Place Manufacturing.
USA/Canada:
Toll Free:
Europe
:
(315) 432-8909
(800) 544-2414
+44 2392-232392
Is there any FPGA chip with built-in CAN protocol?
I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...
大萝卜的小蝌蚪 FPGA/CPLD
Debugging issues with sdram in NIOS II
I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...
亭哥V5 FPGA/CPLD
Reminder for short message replies to old posts...
Every time I log in, I get a short message reminder. . . At first glance, they are all replies to old posts, such as posts from one or two years ago. . .After reading the function description of the f...
open82977352 Suggestions & Announcements
TTL
Why is the source current ×6 and the sink current ×3?...
初学00000001 Analog electronics
MSP430F149 MCU header file
#define TACCR1_ 0x0174 /* Timer A capture/compare register 1 */ sfrw TACCR1 = TACCR1_; What does sfrw mean in the above two lines of code? thanks....
zhengrs Embedded System
Calculation of Equivalent Capacitance of Capacitance Multiplier
To design a power supply, I remembered the post marked earlier - [url=https://www.amobbs.com/thread-4710474-1-1.html]Ultra-low ripple linear regulated power supply circuit[/url], which mentioned the c...
Tobey Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1755  2428  2657  995  1611  36  49  54  21  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号