550MC644M530DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550MC644M530DG

550MC644M530DG: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550MC644M530DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550MC644M530DG	-	-	View	Buy Now

550MC644M530DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550MC644M530DG Parametric

Parameter Name	Attribute value
type	VCXO
frequency	644.53MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±50ppm
Absolute pulling range (APR)	±150ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	130mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Output voltage expansion circuit c

555 neon light high frequency and high voltage source circuit diagram

Industrial control circuit and CMOS interface circuit

Practical home TV transmitter circuit

YN9101 (universal) remote control receiving circuit (dual tone multi-frequency signal receiving circuit

A circuit that uses thyristors to control forward and reverse rotation of DC motors

How does the 430 microcontroller detect the order in which its three pins jump in sequence?: The three pins of other modules (such as 1, 2, 3) will jump in sequence. It may be 1, 2, 3, or 3, 2, 1. The interval between their jumps will also vary slightly depending on the environment.I connecte...; chaengli Microcontroller MCU

! ! We are looking for supply chain managers, purchasing engineers, and production managers! !: Supply Chain SupervisorResponsibilities1 Continuously improve supplier management, cost control, delivery guarantee system and process2 Responsible for establishing and maintaining the procurement mat...; hardcoremotor Recruitment

Prepare emergency plans for ICS, EPKS and tricon control systems according to GB/T29639-2013: The main function of the emergency plan is that when the system cannot work normally, the instrument personnel can use the plan to promptly determine the cause of the failure and take emergency treatm...; yunrun Industrial Control Electronics

VxWorks File Capture: Hello everyone, I have the following questions: The file system is DosFd. I need to intercept a file. For example, if there is a 4M file, I want to delete the last 1M and only keep the first 3M. I can...; tanling79467240 Real-time operating system RTOS

PCB design considering EMC grounding techniques: In PCB design, grounding is an important measure to suppress noise and prevent interference. There are different grounding methods according to different circuits. Only correct grounding can reduce or...; szglmjh PCB Design

Acquire a copy of CC2530 four-node approximate positioning code: {:1_145:} I just started using ZIGBEE and I find it hard to learn. I need help from an expert. You can give me compensation....; 鲁殿不姓鲁丶 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components