EEWORLDEEWORLDEEWORLD

Part Number

Search

590CD22M5792DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590CD22M5792DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590CD22M5792DGR - - View Buy Now

590CD22M5792DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590CD22M5792DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency22.5792MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)90mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Set the properties of DIALOG in VS2005 and set the scroll bar property to TRUE. In this way, the scroll bar style appears in the interface, but scrolling cannot be achieved.
Set the properties of DIALOG in VS2005 and set the scroll bar property to TRUE. In this way, the scroll bar style appears in the interface, but scrolling cannot be achieved....
huhuashen Embedded System
I2C slave device address problem, can someone help me solve it?
Is the address in UCB0I2COA the device address for the master device to address the slave device, or is it the data address for the master device to address, and the addressing device address is in an...
278023330 Microcontroller MCU
Altium_designer_PCB_training manual
Altium_designer_PCB_training manual...
qwqwqw2088 PCB Design
[Help] High pass filter design?
Dear seniors, I would like to ask you how to design a high-pass filter? When testing, I used a passive filter design (first-order RC). The value of R is 1K, and the value of C is 0.1UF (ceramic capaci...
kenny0531 Analog electronics
TI Sitara introductory information sharing 13-Sitara field experiment training course materials
Download Sitara on-site experimental training course materials:...
shower.xu DSP and ARM Processors
Entry-level code problem, begging for help
[color=rgb(51, 51, 51)][size=18px][backcolor=transparent][font=微软雅黑]Recently, I have been interested in [/font][/backcolor][/size][/color][color=rgb(51, 51, 51)][size=18px][backcolor=transparent][font...
梵高高 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2211  1125  1789  1035  168  45  23  37  21  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号