EEWORLDEEWORLDEEWORLD

Part Number

Search

C326C829DAG5TA

Description
CAP CER 8.2PF 250V C0G/NP0 RAD
CategoryPassive components   
File Size2MB,19 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C326C829DAG5TA Online Shopping

Suppliers Part Number Price MOQ In stock  
C326C829DAG5TA - - View Buy Now

C326C829DAG5TA Overview

CAP CER 8.2PF 250V C0G/NP0 RAD

C326C829DAG5TA Parametric

Parameter NameAttribute value
capacitance8.2pF
Tolerance±0.5pF
Voltage - Rated250V
Temperature CoefficientC0G,NP0
Operating temperature-55°C ~ 125°C
characteristicLow ESL type
grade-
applicationUniversal
failure rate-
Installation typeThrough hole
Package/casingRadial
size/dimensions0.200" long x 0.125" wide (5.08mm x 3.18mm)
Height - Installation (maximum)0.300"(7.62mm)
Thickness (maximum)-
lead spacing0.100"(2.54mm)
Lead formFormed Leads – Kink
Radial Leaded Multilayer Ceramic Capacitors
Goldmax, 300 Series, Conformally Coated,
C0G Dielectric, 25 – 250 VDC (Commercial Grade)
Overview
KEMET’s Goldmax conformally coated radial leaded ceramic
capacitors in C0G dielectric feature a 125°C maximum oper-
ating temperature. The Electronics Industries Alliance (EIA)
characterizes C0G dielectric as a Class I "stable" material.
Components of this classification are temperature compen-
sating and are suited for resonant circuit applications or
those where Q and stability of capacitance characteristics
are required. C0G exhibits no change in capacitance with
respect to time and voltage and boasts a negligible change in
capacitance with reference to ambient temperature. Capaci-
tance change is limited to ±30 ppm/°C from −55°C to +125°C.
These devices meets the flame test requirements outlined in
UL Standard 94V–0.
Benefits
Radial leaded form factor
Conformally coated
0.100", 0.200", 0.250" and 0.400" lead spacing
Operating temperature range of −55°C to +125°C
Lead (Pb)-Free, RoHS and REACH compliant
DC voltage ratings of 25 V, 50 V, 100 V, 200 V and 250 V
Capacitance offerings ranging from 1.0 pF up to 0.47 μF
Click image above for interactive 3D content
Ordering Information
C
Ceramic
Open PDF in Adobe Reader for full functionality
320
Style/Size
315
316
317
318
320
321
322
323
324
325
326
327
328
330
331
333
335
336
340
346
350
356
C
Specification/
Series
C=
Standard
153
Capacitance
Code (pF)
First two digits
represent
significant
figures. Third
digit specifies
number of
zeros.
J
5
G
5
Design
5=
Multilayer
T
Lead
Finish
2
T = 100%
Matte Sn
H = SnPb
(60/40)
A
7301
Capacitance Rated Voltage
Dielectric
Tolerance
1
(VDC)
B = ±0.1 pF
C = ±0.25 pF
D = ±0.5 pF
F = ±1%
G = ±2%
J = ±5%
K = ±10%
3 = 25
5 = 50
1 = 100
2 = 200
A = 250
G=
C0G
Failure Packaging
Rate
(C-Spec)
A=
N/A
See
"Packaging
C-Spec
Ordering
Options
Table"
below
1
2
Additional capacitance tolerance offerings may be available. Contact KEMET for details.
Lead materials:
Standard: 100% matte tin (Sn) with nickel (Ni) underplate and steel core ( “T” designation).
Alternative 1: 60% tin (Sn)/40% lead (Pb) finish with copper-clad steel core ( “H” designation).
Alternative 2: 60% tin (Sn)/40% lead (Pb) finish with 100% copper core (available with “H” designation code with C-Spec). Contact KEMET for
C-Spec details.
One world. One KEMET
1
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 • 864-963-6300 • www.kemet.com
C1049_GOLDMAX_C0G • 4/6/2017
High output current high drive capability op amp
High output current high drive capability op amp...
wangwei20060608 RF/Wirelessly
Comparison of JMP and Minitab: Simple Regression Analysis
Last time, I saw someone compare JMP and Minitab based on the application of "basic statistical analysis", and concluded that JMP is far superior to Minitab in terms of statistical professionalism and...
wkhccie Embedded System
TI Labs
Our laboratory applied for "TI laboratory" last month, but the results have not come out yet. Does anyone know how long it will take to get the results? Thank you...
450678797 Microcontroller MCU
Arrow SoC Kit Study Notes
[i=s]This post was last edited by luweixuancl on 2014-12-13 12:15[/i]...
luweixuancl FPGA/CPLD
Pads are laid copper, but vias are disconnected
Somehow, a situation suddenly occurred. The PCB I drew before had been copper-plated. A via network was the ground. Its front and back sides were connected to the copper foil through flower holes. Eve...
ienglgge PCB Design
I'm begging for a tutorial video on sequential logic. I can't stand reading the documentation...
I always feel that I don't understand sequential logic thoroughly, it's so painful... I personally prefer to learn through videos, I will feel sleepy when reading materials{:1_101:} Dear experts passi...
你不懂我伤悲 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1273  2644  2094  1065  2898  26  54  43  22  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号