TV30C330KB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > TV30C330KB

Preview

TV30C330KB: DescriptionSMD Transient Voltage Suppressor; File Size74KB，4 Pages; ManufacturerComchip Technology; Websitehttp://www.comchiptech.com/

Download Datasheet View All

TV30C330KB Overview

SMD Transient Voltage Suppressor

Preview

Download Datasheet

View All

SMD Transient Voltage Suppressor

COMCHIP

www.comchip.com.tw

TV30C5V0 Thru TV30C171

Working Peak Reverse Voltage: 5.0 - 170 Volts

Power Dissipation: 3000 Watts

Features

Ideal for surface mount applications

Easy pick and place

Plastic package has Underwriters Lab.

flammability classification 94V-0

Typical IR less than 1uA above 10V

Fast reponse time: typically less 1nS for

uni-direction, less than 5nS for bi-

directiona, from 0 V to BV min.

SMC/DO-214AB

0.124(3.15)

0.108(2.75)

0.280(7.11)

0.260(6.60)

0.245(6.22)

0.220(5.59)

0.012(0.31)

0.006(0.15)

Mechanical data

Case: JEDEC DO-214AB molded plastic

Terminals: solderable per MIL-STD-750,

method 2026

Polarity: Cathode band denoted

Mounting position: Any

Approx. Weight:0.21 gram

0.103(2.62)

0.079(2.00)

0.050(1.27)

0.030(0.76)

0.008(0.20)

0.0203(0.10)

0.320(8.13)

0.305(7.75)

Dimensions in inches and (millimeter)

Maximum Ratings and Electrical Characterics

Rating at 25 C ambient temperature unless otherwise specified.

Single phase, half wave, 60Hz, resistive or inductive load.

For capacitive load, derate current by 20%

Characteristics

Peak Power Dissipation on 10/1000uS

Waveform (Note 1, Fig. 1)

Peak Pulse Current of on 10/1000uS

Waveform (Note 1, Fig. 3)

Steady State Power Dissipation at

=75 C (Note 2)

Peak Forfard Surge Current, 8.3mS Single

Half Sine-Wave Superimposed on Rated

Load, Uni-Directional Only (Note 3)

Maxinum Instantaneous Forward Voltage

at 100A for Uni-Directional only

(Note 3 & 4)

Operation Junction Temperature Range

Storage Temperature Range

Symbol

PPM

Value

3000

See Table 1

5.0

Units

Watts

PPM

M(AV)

FSM

250

STG

3.5/5.0

-55 to +150

Volts

Note: 1. Non-Repetitive Current Pulse, per Fig. 3 and Derated above TA=25 C, per Fig. 2.

2. Mounted on 8.0x8.0 mm . Copper Pads to Each Terminal.

3. Measured on 8.3 mS Single Half Sine-Wave or Equivalent Square Wave, Duty Cycle=4 Pulse per Minute Maximum.

4. VF=3.5V on TV30C5V0 thru TV30C900 Devices and VF=5.0V on TV30C101 thru TV30C171.

MDS0211017A

Page 1

Recommended Resources

Three-phase asynchronous motor sequence control circuit

Transistor AC voltage regulator circuit

Digital display memory doorbell circuit

Dongfeng DFN-15A, DFN-20A, DFN-25A, DFN-30A oil-filled electric heater circuit diagram

AC and DC dual-purpose arc welding machine circuit

Touch timer switch circuit diagram

[Linux resource collection] for those who want to learn Linux system principles and driver development: [i=s]This post was last edited by lb1229305710 on 2015-7-31 12:32[/i] [font=Tahoma, Helvetica, SimSun, sans-serif][size=13.63636302947998px]I found that some friends suggested that we need some tutori...; lb1229305710 Linux and Android

[Flower carving hands-on] Interesting and fun music visualization series of small projects (12) --- meter tube fast rhythm light: I had the urge to do a series of topics on sound visualization. This topic is a bit difficult and covers a wide range of areas. The related FFT and FHT algorithms are also quite complicated, but I sti...; eagler8 DIY/Open Source Hardware

Learn more! 4 solutions for LED street light power supply design: [color=black][b] LED street lights are a very important application in LED lighting. Under the premise of energy saving and power saving, the trend of LED street lights replacing traditional street li...; qwqwqw2088 Power technology

How to Achieve Timing Closure in Complex FPGA Designs: [color=#333333][font=Arial]"Whack a Mole" is an old (before the electronic age) casual game. There are many holes on the table, and there is a mole hidden in each hole. When a mole comes out of the ho...; 西点 FPGA/CPLD

[I contribute to the Xilinx Resource Center] Collection of papers from the first Xilinx Innovation Design Competition: Xilinx First Innovation Design Competition ProceedingsThe first innovative design competition hosted by Shenzhen Weibaishi and sponsored by Xilinx ended successfully this month. Since the competition ...; wanghongyang FPGA/CPLD

On the issue of if statement optimization: [color=#5d5d5d][font=Simsun]How can I optimize the structure of "if(A==128'd323)"? When I was programming, part of the algorithm required a structure like the above. As a novice, I don't know how to s...; 杨小溪九 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components