TSXPC603RVGB/Q12LC datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSXPC603RVGB/Q12LC

TSXPC603RVGB/Q12LC: DescriptionPowerPC 603e RISC Microprocessor Family PID7t-603e; CategoryThe embedded processor and controller Microcontrollers and processors; File Size514KB，58 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

TSXPC603RVGB/Q12LC Overview

PowerPC 603e RISC Microprocessor Family PID7t-603e

TSXPC603RVGB/Q12LC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	BGA, BGA255,16X16,50
Contacts	255
Reach Compliance Code	compli
ECCN code	3A001.A.2.C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	75 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CBGA-B255
JESD-609 code	e0
length	21 mm
low power mode	YES
Number of terminals	255
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	BGA
Encapsulate equivalent code	BGA255,16X16,50
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5,3.3 V
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	3 mm
speed	266 MHz
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	21 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Superscalar (3 Instructions per Clock Peak)

Dual 16 KB Caches

Selectable Bus Clock

32-bit Compatibility PowerPC Implementation

On-chip Debug Support

Nap, Doze and Sleep Power Saving Modes

Device Offered in Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255

Features Specific to CBGA 255, HiTCE CBGA 255 and CI-CGA 255

•

7.4 SPECint95, 6.1 SPECfp95 at 300 MHz (Estimated)

Typically = 3.5W (266 MHz), Full Operating Conditions

Branch Folding

64-bit Data Bus (32-bit Data Bus Option)

4-Gbytes Direct Addressing Range

Pipelined Single/Double Precision Float Unit

IEEE 754 Compatible FPU

IEEE P 1149-1 Test Mode (JTAG/C0P)

INT

Max = 300 MHz

BUS

Max = 75 MHz

Compatible CMOS Input/TTL Output

PowerPC

603e

RISC

Microprocessor

Family

PID7t-603e

TSPC603R

Features Specific to Cerquad

•

5.6 SPECint95, 4 SPECfp95 and 200 MHz (Estimated)

•

Typically = 2.5W (200 MHz), Full Operating Conditions

1. Description

The PID7t-603e implementation of the PowerPC 603e (renamed after the 603R) is a

low-power implementation of the Reduced Instruction Set Computer (RISC) micropro-

cessor PowerPC family. The 603R is pin-to-pin compatible with the PowerPC 603e

and 603P in a Cerquad package. The 603R implements 32-bit effective addresses,

integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits.

The 603R is a low-power 2.5/3.3V design and provides four software controllable

power-saving modes. This device is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions can be executed in any

order for increased performance, but, the 603R makes completion appear sequential.

It integrates five execution units and is able to execute five instructions in parallel.

The 603R provides independent on-chip, 16-Kbyte, four-way set-associative, physi-

cally addressed caches for instructions and data, as well as on-chip instructions, and

data Memory Management Units (MMUs). The MMUs contain 64-entry, two-way

set-associative, data and instruction translation look aside buffers that provide support

for demand-paged virtual memory address translation and variable-sized block trans-

lation. The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The

interface protocol allows multiple masters to compete for system resources through a

central external arbiter. The device supports single-beat and burst data transfers for

memory accesses, and supports memory-mapped I/Os.

Rev. 5410B–HIREL–09/05

• a Load/Store Unit (LSU)

• a System Register Unit (SRU)

The ability to execute five instructions in parallel and the use of simple instructions with rapid

execution times yield high efficiency and throughput for 603R-based systems. Most integer

instructions execute in one clock cycle. The FPU is pipelined so a single-precision multiply-add

instruction can be issued every clock cycle.

The 603R provides independent on-chip, 16 Kbyte, four-way set-associative, physically

addressed caches for instructions and data, as well as on-chip instruction and data Memory

Management Units (MMUs). The MMUs contain 64-entry, two-way set-associative, Data and

Instruction Translation Lookaside Buffers (DTLB and ITLB) that provide support for

demand-paged virtual memory address translation and variable-sized block translation. The

TLBs and caches use a Least Recently Used (LRU) replacement algorithm. The 603R also sup-

ports block address translation through the use of two independent Instruction and Data Block

Address Translation (IBAT and DBAT) arrays of four entries each. Effective addresses are com-

pared simultaneously with all four entries in the BAT array during block translation. In

accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT

array, the BAT translation has priority.

The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603R interface

protocol allows multiple masters to compete for system resources through a central external

arbiter. The 603R provides a three-state coherency protocol that supports the exclusive, modi-

fied, and invalid cache states. This protocol is a compatible subset of the MESI

(Modified/Exclusive/Shared/Invalid) four-state protocol and operates coherently in systems that

contain four-state caches. The 603R supports single-beat and burst data transfers for memory

accesses, and supports memory-mapped I/Os.

The 603R uses an advanced, 0.29 µm 5-metal-layer CMOS process technology and maintains

full interface compatibility with TTL devices.

5. Signal Description

Figure 5-1 on page 5, Table 10-5

and

Table 10-6 on page 20

describe the signals on the

TSPC603R and indicate signal functions. The test signals, TRST, TMS, TCK, TDI and TDO,

comply with the subset P-1149.1 of the IEEE testability bus standard.

The three signals LSSD_MODE, LI_TSTCLK and L2_TSTCLK are test signals for factory use

only and must be pulled up to V

for normal machine operations.

TSPC603R

5410B–HIREL–09/05

Recommended Resources

Transistor controlled rectifier circuit d

Industrial sewing machine no-load self-stop power-saving circuit

Logarithmic characteristic light sensor circuit diagram

Basic working principle of stepper motor

TC9012F (television, video recorder and laser record player) infrared remote control transmitter circuit

Computer motherboard circuit diagram 815 1_37

T-BOX System Solution In-depth Analysis of Interfaces: [i=s]This post was last edited by alan000345 on 2018-10-17 09:11[/i] [align=center][color=rgb(85, 85, 85)][font="][size=14px][b]Section 3 Interface[/b][/size][/font][/color][/align][align=left][color=...; alan000345 TI Technology Forum

Embedded computers lead the new era of weapons and equipment: Computers are the soul of information-based and intelligent weapon systems. For quite a long time, weapons and their computers were basically self-contained systems. Since the emergence of microcomput...; 程序天使 Industrial Control Electronics

Looking for some books on BSP development: Thanks to linux...; hubo_wh Embedded System

[Shenzhen IC factory recruitment, starting from 400,000] Shenzhen IC factory, Fortune 500 company sincerely recruits digital IC practitioners: Due to the expansion of the team's business, the team is short of existing personnel. We are now recruiting industry colleagues engaged in digital front-end design/verification, digital back-end and o...; JasonCh Recruitment

【Translation】Micropy Official Tutorial 08 Use pyborad as a USB mouse: [b][size=24px]8. Make a USB mouse with pyboard[/size][/b] The pyboard is a USB device and can be used as a mouse instead of just the default USB flash device. To do this, we first need to edit the boo...; 我的学号 stm32/stm8

A current and voltage measuring fixture made by 51 single chip microcomputer: Hardware) MCU is the commonly used 89S51, ADC is MAX1166 16-bit ADC, free samples can be applied for Software) Implemented in C language, display data double 0.001~9999.0, [color=red]From March 19, 20...; jinpost DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components