EEWORLDEEWORLDEEWORLD

Part Number

Search

FFSD-05-D-50.80-01-N-R

Description
.050 X .050 C.L. FEMALE IDC ASSE
CategoryThe connector    The connector   
File Size629KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FFSD-05-D-50.80-01-N-R Overview

.050 X .050 C.L. FEMALE IDC ASSE

FFSD-05-D-50.80-01-N-R Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
Factory Lead Time2 weeks
Connector typeINTERCONNECTION DEVICE
F-219
FFSD–20–S–10.00–01–N
(1.27 mm) .050"
EYE
IDC
TIGER
FFSD–10–D–02.00–01–N
FFSD SERIES
TIGER EYE FLAT IDC WIRE CABLES
Mates with:
FTS, FTSH, EHF,
SHF, ESHF
TYPE
STRIP
NO. PINS
PER ROW
END
OPTION
OVERALL
LENGTH
01
N
OTHER
OPTION
SPECIFICATIONS
For complete specifications
see www.samtec.com?FFSD
Insulator Material:
PBT
Contact:
BeCu
Plating:
10 µ" (0.25 µm) Au over 50 µ"
(1.27 µm) Ni on contact area;
Sn over 50 µ" (1.27 µm) Ni
on balance
Wire:
30 AWG
Current Rating (FFSD/FTSH):
2.3 A per pin
(2 pins powered)
Operating Temp Range:
-40 °C to +105 °C
Lead Size Accepted:
(0.41 mm) .016" SQ
Insertion Depth:
(2.64 mm) .104" to
(3.17 mm) .125"
RoHS Compliant:
Yes
= Single End
–S
–04, –05,
–06, –08,
–10, –11,
–12, –13,
–15, –17,
–20, –25
(Standard sizes)
= Double End
–D
= Assembled Length
Assembled Length
in INCHES (1/8")
2 inches minimum
–“XX.XX”
= Notch
Polarization
Notch option
(Not available
with -04 position)
–N
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
FILE NO. E111594
= Socket Strip
(1.90) .075
01
FFSD
(1.02)
.040
No. of positions x
(1.27) .050 + (4.19) .165
(3.05)
.120
(5.08)
.200
(1.27)
.050
Reverse
–RW
= Wiring
Daisy
–D “XX”
= Chain
–R
= Reverse
Outside
–O
= Reverse
Strain
–SR
= Relief
(Mates only with
ESHF Series)
ALSO AVAILABLE
(MOQ Required)
• Other sizes
(50.8 mm)
2.00
min.
“XX”
±
1/8"
Requires –DXX
3
3
No. of positions x
(1.27) .050 + (8.00) .315
01
(101.60 mm) 4.00 min.
Middle
–M
= Reverse
02
Red wire opposite
position #1.
Requires –DXX
• Strain relief option
3
Not available with
–O, –M, –R or –DXX
Note:
This Series is
non-standard, non-returnable.
1
2
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
About the use of S3C44B0X data port
#define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1<<8)) ) | ((a&1)<<8),S3C44B0X_PDATF) In this macro statement, do I need to set GPGF as an input port before using inw(S3C44B0X_PDATF)? Then I can ((in...
rushi1980 Embedded System
Recruiting part-time personnel for driver development
Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...
chang0044 Embedded System
EE, you have made progress again
EE, you have made progress again. It has been a while since we last saw you. The mobile version of the forum is getting more and more powerful and easy to use. Keep it up. We can all see your progress...
Sur Talking
modelsim6.2 waveform
I use Modelsim se plus 6.2b to simulate Verilog program. The compilation is normal, but every time when I display the waveform, it is very strange. There is a waveform, but each signal always has only...
sxtz531 FPGA/CPLD
I am new to platformbuilder. After configuring, builder error occurs. I hope experts can give me some advice. Thank you.
--------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs CEBUILD: Skipping dir...
feitian9215 Embedded System
New dual-loop 900MHz and 1800MHz frequency band digital tuning system
A new dual-loop digital tuning system for 900MHz and 1800MHz frequency bands Abstract: A new digital tuning system consisting of DDS + dual PLL is studied : A loop generates the clock signal required ...
feifei Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 621  1255  1186  821  2368  13  26  24  17  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号