EEWORLDEEWORLDEEWORLD

Part Number

Search

TMM-139-01-FM-S-RA-008

Description
2MM TERMINAL STRIP
CategoryThe connector    The connector   
File Size15KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

TMM-139-01-FM-S-RA-008 Overview

2MM TERMINAL STRIP

TMM-139-01-FM-S-RA-008 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Factory Lead Time2 weeks
Other featuresPOLARIZED
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSOLDER
Total number of contacts38
Base Number Matches1
How to evaluate the reliability of IC green products?
Answer: IC products also bring some reliability problems in the process of greening. For plastic-encapsulated IC products, the main problem is the change in the moisture sensitivity level of the IC, w...
yihuang FPGA/CPLD
TI automotive radar group enables sensors that make autonomous decisions to make life smarter
[align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/091818_5F00_NTU_...
alan000345 TI Technology Forum
About DMA
StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...
jensenhero stm32/stm8
Verilog Program Implementation
I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...
eeleader FPGA/CPLD
Why do all FPGA pins output high level?
Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...
沉默珏殇 FPGA/CPLD
Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?
Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...
小太阳yy Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 824  567  1443  2236  2766  17  12  30  46  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号