EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GACHA49.152/19.440

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050GACHA49.152/19.440 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GACHA49.152/19.440 Parametric

Parameter NameAttribute value
package instructionSON,
Reach Compliance Codecompli
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDSO-N16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Maximum seat height4.15 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
width10.16 mm
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Looking for touch screen driver
I need to make a touch screen driver recently, and I have never been exposed to it before. If anyone has a program or source code for touch screen driver, please send it to me. I will be very grateful...
smjw9186 Embedded System
Detailed explanation of the technology of thermal transfer plate making method
Hardware required for thermal transfer board making : 1: A print output device for producing high-precision plastic toner solder mask, such as a laser printer or a copier (a copier needs a copy of the...
pcbanfang00 PCB Design
Nest founder: The threshold for smart hardware companies is not as low as imagined (repost)
[url]http://people.techweb.com.cn/2014-01-21/2000544.shtml[/url] Excerpt, please see the link for the full text [p=25, 2, left][color=rgb(0, 0, 0)][font=Simsun][b]Smart home is not an ideal paradise f...
wangfuchong Talking
I want to hold an event and make a banner to show some characteristics. I don't know what to write. Please help me, thank you.
I want to lead our electronics association to organize a voluntary maintenance activity. We need to go out of the school gate and voluntarily repair home appliances for residents near the school. Now ...
fengxin Talking
[Qinheng RISC-V core CH582] Transplantation of RF code 01
[i=s]This post was last edited by yangjiaxu on 2022-3-5 23:00[/i]Seeing that everyone has gotten started with CH582 so quickly and has posted so many posts, I think it's really great. Today I'm here t...
yangjiaxu Domestic Chip Exchange
Control principle of ADC0832
[backcolor=white][size=4] ADC0832 usually has 4 pins connected to the microcontroller, which are CLK, DI, CS, and DO. Since ADC0832 does not use the DO port and DI port at the same time during communi...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2859  734  386  817  1997  58  15  8  17  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号