EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

TLV2463CN

Description
Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-PDIP 0 to 70
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size3MB,77 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Related ProductsFound9parts with similar functions to TLV2463CN
Stay tuned Parametric

TLV2463CN Online Shopping

Suppliers Part Number Price MOQ In stock  
TLV2463CN - - View Buy Now

TLV2463CN Overview

Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-PDIP 0 to 70

TLV2463CN Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time1 week
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum average bias current (IIB)0.025 µA
Maximum bias current (IIB) at 25C0.014 µA
Minimum Common Mode Rejection Ratio71 dB
Nominal Common Mode Rejection Ratio85 dB
frequency compensationYES
Maximum input offset current (IIO)0.007 µA
Maximum input offset voltage2000 µV
JESD-30 codeR-PDIP-T14
JESD-609 codee4
length19.305 mm
low-biasNO
low-dissonanceNO
micropowerNO
Number of functions2
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingTUBE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
powerNO
power supply+-1.35/+-3/2.7/6 V
Programmable powerNO
Certification statusNot Qualified
Maximum seat height5.08 mm
minimum slew rate0.8 V/us
Nominal slew rate1.6 V/us
Maximum slew rate1.3 mA
Supply voltage upper limit6 V
Nominal supply voltage (Vsup)3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Nominal Uniform Gain Bandwidth6400 kHz
Minimum voltage gain31622
broadbandNO
width7.62 mm
Base Number Matches1

TLV2463CN Similar Products

Part Number Manufacturer Description
TLV2463CNE4 Texas Instruments(德州仪器) Operational Amplifiers - Op Amps Dual Low-Power Rail-to-Rail I/O
TLV2463IN Texas Instruments(德州仪器) Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-PDIP -40 to 125
TLV2463AIN Rochester Electronics DUAL OP-AMP, 1700uV OFFSET-MAX, 5.2MHz BAND WIDTH, PDIP14, ROHS COMPLIANT, PLASTIC, DIP-14
5962-0051207QCA Rochester Electronics DUAL OP-AMP, 2200 uV OFFSET-MAX, 5.2 MHz BAND WIDTH, CDIP14, CERAMIC, DIP-14
5962-0051208QCA Rochester Electronics DUAL OP-AMP, 1700 uV OFFSET-MAX, 5.2 MHz BAND WIDTH, CDIP14, CERAMIC, DIP-14
TLV2463AINE4 Texas Instruments(德州仪器) Operational Amplifiers - Op Amps Dual Low-Power Rail-to-Rail I/O
TLV2463INE4 Texas Instruments(德州仪器) Operational Amplifiers - Op Amps Dual Low-Power Rail-to-Rail I/O
TLV2463MJB Texas Instruments(德州仪器) Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-CDIP -55 to 125
TLV2463AMJB Texas Instruments(德州仪器) Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-CDIP -55 to 125
HCS12 Interrupt Introduction
A PPT about HCS12 series interrupts found on the Internet, transferred here...
bluehacker NXP MCU
DAC161P997 communication problem through optocoupler
[font=微软雅黑][size=3][color=#696969]My DAC1619PP7 uses an optocoupler to control the output current in the circuit. Circuit reference: [/color][/size][/font] [font=微软雅黑][size=3][color=#696969]But in fac...
wangtao Analogue and Mixed Signal
New solid-state LBCAST JFET image sensor
Before the end of 2003, solid-state image sensors were divided into CCD and CMOS types. However, at the end of 2003, Nikon Corporation of Japan changed this history by using a new type of solid-state ...
zhengqing713 Power technology
Duty Cycle
Can anyone help me with the program to measure the duty cycle?...
princess. Electronics Design Contest
Is there something wrong with my phone?
As title...
PowerAnts Suggestions & Announcements
Please tell me a question about the divider code
I just learned FPGA and used Verilog to write a code with a frequency division of 20 and a duty cycle of 50%, but the result is wrong. I don't know where the problem is. Can you please tell me where t...
yayayati FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2839  2812  903  626  2873  58  57  19  13  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号