EEWORLDEEWORLDEEWORLD

Part Number

Search

511AAA25M0000BAG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511AAA25M0000BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
511AAA25M0000BAG - - View Buy Now

511AAA25M0000BAG Overview

SINGLE FREQUENCY XO, OE PIN 1

511AAA25M0000BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency25MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)43mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Single chip microcomputer C language accurate delay
A simple study of the 51 single-chip Keil C delay program (crystal oscillator 12MHz, one machine cycle 1us.) void delay(void) { unsigned char i,j,k; for(i=15;i>0;i--) for(j=202;j>0;j--) for(k=81;k>0;k...
tong7127 MCU
What kind of diode is 0.6V forward and 1.9V reverse?
[p=24, null, left][color=rgb(102, 102, 102)][font=arial, 宋体]Using the multimeter diode range to measure, a diode, forward 0.6V, reverse 1.9V, I want to ask what kind of diode this is? [/font][/color][...
liuhs1688 Discrete Device
Please advise on the program of PB2 pin level interrupt of Atmega88 microcontroller
void init() { PORTB|=BIT(2);//Set PB2 port as input and set it to 1 DDRB&=~BIT(2); PCICR=0X01; PCMSK0=0X40; PCIFR=0X01; SREG|=BIT(7); } #pragma vector=PCINT0_vect __interrupt void pcint0_isr(void) { }...
ff123 Microchip MCU
Help: Cannot find data file during ModelSim simulation
Problem description: I used FPGA to do double-precision division, and used Quartus IP tool to generate a module FP64_DIV.v. At the same time, Quartus also generated a folder FP64_DIV, which contained ...
cncqzxj FPGA/CPLD
Playing with Zynq serial 16——Ubuntu16.04 64bit installation
1. Virtual Machine InstallationRefer to the document " 007 Playing with Zynq- Environment: Building a Virtual Machine and Linux System Environment.pdf " to install the virtual machine.2 Ubuntu Install...
ove学习使我快乐 FPGA/CPLD
What brand of embedded motherboard (supporting WinCE5) do you guys use and how much does it cost?
What is the reputation of the manufacturer? This is the key!!!...
wutieying Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2181  741  1113  526  1477  44  15  23  11  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号