EEWORLDEEWORLDEEWORLD

Part Number

Search

570KCC000115DGR

Description
OSC XO 125.0000MHZ CML SMD
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570KCC000115DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570KCC000115DGR - - View Buy Now

570KCC000115DGR Overview

OSC XO 125.0000MHZ CML SMD

570KCC000115DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency125MHz
Functionenable/disable (programmable)
outputCML
Voltage - Power1.71 V ~ 1.89 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)117mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Why does the text in the added text file overlap in AD15?
When adding text files in AD15, the text will overlap?If there is no space between the text, it will overlap as shown in the figure. How can I set it?...
colemanlee PCB Design
Serial communication under Linux
Serial port devices under LINUX system are opened through the open function. However, it should be noted that ordinary users do not have permission to access device files. The access rights of the ope...
cqggddjj Linux and Android
About the detection of the intake pressure of automobile engines
In today's automotive electronic systems, it is necessary to detect the engine's air intake pressure to ensure sufficient combustion of the fuel, making the car more environmentally friendly and fuel-...
chenxiancheng Automotive Electronics
How to Start DSP Programming
How to start DSP programming is very good and powerful...
qdy213 DSP and ARM Processors
That guy has an account and can log in to pudn.com, so he can download the wincebsp code for me.
ARM9 based on WINDOWSCE BSP source code, size is 559k, download address is http://www.pudn.com/downloads67/sourcecode/embed/detail243256.html, download requires an account, 55555555~~~~~~~~~ Can anyon...
wangshujun Embedded System
SPWM question, I don't know if it is correct to shift the modulation wave upward like this?
[i=s] 本帖最后由 Jacktang 于 2019-3-9 21:12 编辑 [/i][size=4][color=#000000][backcolor=white]ab=(p->Uab/p->Udref/2+0.5);//Uab的最大值为3000,具体是多少再说[/backcolor][/color][/size] [size=4][color=#000000][backcolor=whit...
Jacktang DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 150  2102  500  1640  1973  4  43  11  34  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号