530FB533M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB533M000DGR

530FB533M000DGR: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components oscillator; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB533M000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530FB533M000DGR	-	-	View	Buy Now

530FB533M000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530FB533M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	DILCC6,.2
Reach Compliance Code	compliant
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	533 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.85mm
power supply	2.5 V
Certification status	Not Qualified
longest rise time	0.35 ns
Maximum slew rate	98 mA
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Fast charging circuit

One of the micro DC motor thyristor speed regulating circuits

One of the phase failure protection circuits for detecting line current

Simple DC voltmeter circuit

TPS201 practical example circuit diagram

845E computer motherboard circuit diagram_29

[GD32L233C-START Review] - VII. SPI mode driving 1.5-inch OLED screen: I have been using GD for a while and feel that it is closer to STM32 in all aspects. I plan to transplant some STM32 routines for evaluation. I have a 1.5-inch OLED screen from Lao Wang. It can displa...; kit7828 GD32 MCU

What are the main duties of a R&D trainee?: I am preparing to join the workforce and saw a joint venture online that is recruiting R&D trainees and hardware R&D engineers. Can anyone who knows please explain the difference between the two?...; hh376158101 Talking about work

Has anyone successfully driven the wifi chip 88w8686 without adding OS?: Has anyone successfully driven the wifi chip 88w8686 without adding an OS, for example using an stm32 or other processor?...; 爱好汽车电子 Embedded System

HB1-SE33P: [size=4] Dear experts in the forum! [/size] [size=4] If anyone has the HB1-SE33P chip manual of HINT, please send it to me. Email: [email]sunhongwei1983@126.com[/email], I will be very grateful. Thank...; 孙红伟 FPGA/CPLD

My creative plan and functional implementation plan: [i=s]This post was last edited by lvqy on 2020-6-6 13:20[/i] # My creative plank is a fitness exercise that is popular all over the world. As long as you do this exercise every day, you can effectivel...; lvqy ST MEMS Sensor Creative Design Competition

【R7F0C809】Chapter 8 - Design Process of General Design: Basic design concepts and processing flow The processing flow is divided into two parts: the upper computer and the lower computer. The lower computer part has 3 buttons: The help button is attached w...; 陌路绝途 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components