EEWORLDEEWORLDEEWORLD

Part Number

Search

570PBC000580DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570PBC000580DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570PBC000580DGR - - View Buy Now

570PBC000580DGR Overview

ANY, I2C PROGRAMMABLE XO

570PBC000580DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputCMOS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Problems using ping
-> ping "10.0.3.159",5,PING_OPT_SILENT undefined symbol: Does PING_OPT_SILENT need to include any component to use it?...
awwwcwwxf Embedded System
Microsoft's data center, which has been submerged for two years, has surfaced: its failure rate is only 1/8 of that on land, except for the growth of shellfish and algae...
Source: Intuitive Mechanical, Blue Dot NetworkMicrosoft first proposed the concept of underwater data centers in 2014 , believing at the time that the concept had the potential to provide high-speed c...
eric_wang DIY/Open Source Hardware
Problems with the dsp part of FPGA
[i=s] This post was last edited by Qingchengshanxia on 2014-12-18 19:07 [/i] What is the DSP48A1 module in the FPGA chip, [color=#ff0000]MULT18X18[/color]? Please tell me CARRYINSELREG => 0, LEGACY_MO...
青城山下 FPGA/CPLD
Ask for some information
Does anyone have information about the 68128 SRAM chip? Can you provide it to me for reference?...
czl2008 Embedded System
Three steps to achieve happy work
Being calm and unhurried is because of reservations. Xie An, who is famous for the Battle of Feishui in Chinese history, has a very admirable story. It was at the decisive moment of the Battle of Feis...
ESD技术咨询 Talking about work
Discussion on key technologies of high dynamic GPS receiver based on DSP
Under high dynamic conditions, combined with GEC's twelve-channel correlator GP2021, the structural design of the CPS receiver and the key technologies involved in the development of a high dynamic CP...
zzzzer16 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2594  1449  1031  2048  1923  53  30  21  42  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号