TC74AC139P/F/FN/FT
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74AC139P,TC74AC139F,TC74AC139FN,TC74AC139FT
Dual 2-to-4 Line Decoder
The TC74AC139 is an advanced high speed CMOS 2-to-4 LINE
DECODER fabricated with silicon gate and double-layer metal
wiring C
2
MOS technology.
It achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low power
dissipation.
The active low enable input can be used for gating or it can be
used as a data input for demultiplexing applications.
When the enable input is held “H”, all four outputs are fixed at
a high logic level independent of the other inputs.
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
Note: xxxFN (JEDEC SOP) is not available in
Japan.
TC74AC139P
TC74AC139F
Features
•
•
•
•
High speed: t
pd
=
5.9 ns (typ.) at V
CC
=
5 V
Low power dissipation: I
CC
=
8
μA
(max) at Ta
=
25°C
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min)
Symmetrical output impedance:
|I
OH
|
=
I
OL
=
24 mA (min) Capability of driving 50
Ω
transmission lines.
Balanced propagation delays: t
pLH
∼
t
pHL
−
Wide operating voltage range: V
CC
(opr)
=
2 V to 5.5 V
Pin and function compatible with 74F139
•
•
•
TC74AC139FN
Pin Assignment
1G
1
2
3
4
5
6
7
8
(top view)
16
15
14
13
12
11
10
9
V
CC
TC74AC139FT
1A
1B
2G
2A
2B
2Y0
2Y1
2Y 2
2Y3
1Y0
1Y1
1Y 2
1Y3
GND
Weight
DIP16-P-300-2.54A
SOP16-P-300-1.27A
SOL16-P-150-1.27
TSSOP16-P-0044-0.65A
: 1.00 g (typ.)
: 0.18 g (typ.)
: 0.13 g (typ.)
: 0.06 g (typ.)
1
2007-10-01
TC74AC139P/F/FN/FT
IEC Logic Symbol
(2)
(3)
(1)
(14)
(13)
(15)
X/Y
0
1
2
3
(4)
(5)
(6)
(7)
(12)
(11)
(10)
(9)
1Y0
1Y1
1Y 2
1Y3
2Y0
2Y1
2Y 2
2Y3
(2)
(3)
(1)
(14)
(13)
(15)
1A
1B
1G
2A
2B
2G
1
2
EN
1A
1B
1G
2A
2B
2G
DMUX
0
0
1
G
3
0
1
2
3
(4)
(5)
(6)
(7)
(12)
(11)
(10)
(9)
1Y0
1Y1
1Y 2
1Y3
2Y0
2Y1
2Y 2
2Y3
Truth Table
Inputs
Enable
G
H
L
L
L
L
B
X
L
L
H
H
Select
A
X
L
H
L
H
Y0
Outputs
Y1
H
H
L
H
H
Y2
H
H
H
L
H
Y3
Selected
Output
None
Y0
Y1
H
L
H
H
H
H
H
H
H
L
Y2
Y3
X: Don’t care
System Diagram
4/12
Y0
A
2/14
5/11
Y1
B
3/13
6/10
Y2
G
1/15
7/9
Y3
2
2007-10-01
TC74AC139P/F/FN/FT
Absolute Maximum Ratings (Note 1)
Characteristics
Supply voltage range
DC input voltage
DC output voltage
Input diode current
Output diode current
DC output current
DC V
CC
/ground current
Power dissipation
Storage temperature
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
P
D
T
stg
Rating
−0.5
to 7.0
−0.5
to V
CC
+ 0.5
−0.5
to V
CC
+ 0.5
±20
±50
±50
±200
500 (DIP) (Note 2)/180 (SOP/TSSOP)
−65
to 150
Unit
V
V
V
mA
mA
mA
mA
mW
°C
Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or
even destruction.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly
even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute
maximum ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/Derating Concept and Methods) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Note 2: 500 mW in the range of Ta =
−40°C
to 65°C. From Ta = 65°C to 85°C a derating factor of
−10
mW/°C
should be applied up to 300 mW.
Operating Ranges (Note)
Characteristics
Supply voltage
Input voltage
Output voltage
Operating temperature
Input rise and fall time
Symbol
V
CC
V
IN
V
OUT
T
opr
dt/dV
Rating
2.0 to 5.5
0 to V
CC
0 to V
CC
−40
to 85
0 to 100 (V
CC
= 3.3 ± 0.3 V)
0 to 20 (V
CC
= 5 ± 0.5 V)
Unit
V
V
V
°C
ns/V
Note:
The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.
3
2007-10-01
TC74AC139P/F/FN/FT
Electrical Characteristics
DC Characteristics
Test Condition
Characteristics
Symbol
V
CC
(V)
2.0
High-level input
voltage
V
IH
―
3.0
5.5
2.0
Low-level input
voltage
V
IL
―
3.0
5.5
2.0
I
OH
=
−50 μA
High-level output
voltage
V
OH
V
IN
= V
IH
or
I
OH
=
−4
mA
V
IL
I
OH
=
−24
mA
I
OH
=
−75
mA
(Note)
3.0
4.5
3.0
4.5
5.5
2.0
I
OL
= 50
μA
Low-level output
voltage
V
OL
V
IN
= V
IH
or
I
OL
= 12 mA
V
IL
I
OL
= 24 mA
I
OL
= 75 mA
Input leakage
current
Quiescent supply
current
I
IN
I
CC
V
IN
= V
CC
or GND
V
IN
= V
CC
or GND
(Note)
3.0
4.5
3.0
4.5
5.5
5.5
5.5
Min
1.50
2.10
3.85
―
―
―
1.9
2.9
4.4
2.58
3.94
―
―
―
―
―
―
―
―
―
Ta = 25°C
Typ.
―
―
―
―
―
―
2.0
3.0
4.5
―
―
―
0.0
0.0
0.0
―
―
―
―
―
Max
―
―
―
0.50
0.90
1.65
―
―
―
―
―
―
0.1
0.1
0.1
0.36
0.36
―
±0.1
8.0
Ta =
−40
to 85°C
Min
1.50
2.10
3.85
―
―
―
1.9
2.9
4.4
2.48
3.80
3.85
―
―
―
―
―
―
―
―
Max
―
―
―
0.50
0.90
1.65
―
―
―
―
―
―
0.1
0.1
0.1
0.44
0.44
1.65
±1.0
80.0
μA
μA
V
V
V
V
Unit
Note:
This spec indicates the capability of driving 50
Ω
transmission lines.
One output should be tested at a time for a 10 ms maximum duration.
AC Characteristics
(C
L
= 50 pF, R
L
= 500
Ω,
input: t
r
= t
f
= 3 ns)
Characteristics
Propagation delay
time
(A, B-
Y )
Symbol
Test Condition
V
CC
(V)
Min
Ta = 25°C
Typ.
Max
Ta =
−40
to 85°C
Min
Max
Unit
t
pLH
t
pHL
t
pLH
t
pHL
C
IN
C
PD
―
3.3 ± 0.3
5.0 ± 0.5
3.3 ± 0.3
5.0 ± 0.5
―
(Note)
―
―
―
―
―
―
8.2
6.2
7.6
5.8
5
110
13.9
9.0
12.9
8.5
10
―
1.0
1.0
1.0
1.0
―
―
16.0
10.3
14.8
9.6
10
―
ns
Propagation delay
time
(G -Y )
Input capacitance
Power dissipation
capacitance
―
ns
pF
pF
Note:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load.
Average operating current can be obtained by the equation:
I
CC (opr)
= C
PD
·V
CC
·f
IN
+ I
CC
/2 (per decoder)
4
2007-10-01
TC74AC139P/F/FN/FT
Package Dimensions
Weight: 1.00 g (typ.)
5
2007-10-01
京公网安备 11010802033920号
EEWORLD
